Click to expand full text
KM48S16030A
CMOS SDRAM
128Mbit SDRAM
4M x 8Bit x 4 Banks Synchronous DRAM LVTTL
Revision 0.1 June 1999
* Samsung Electronics reserves the right to change products or specification without notice.
Rev. 0.1 Jun. 1999
KM48S16030A
Revision History
Revision 0.0 (May 15, 1999)
CMOS SDRAM
• Changed tRDL from 1CLK to 2CLK in OPERATING AC PARAMETER. • Skip ICC4 value of CL=2 in DC characteristics in datasheet. • Define a new parameter of tDAL( 2CLK +20ns), Last data in to Active delay in OPERATING AC PARAMETER. • Eliminated FREQUENCY vs.PARAMETER RELATIONSHIP TABLE.