Download KM48S16030B Datasheet PDF
KM48S16030B page 2
Page 2
KM48S16030B page 3
Page 3

KM48S16030B Key Features

  • JEDEC standard 3.3V power supply
  • LVTTL patible with multiplexed address
  • Four banks operation
  • MRS cycle with address key programs -. CAS latency (2 & 3) -. Burst length (1, 2, 4, 8 & Full page) -. Burst type (Seque
  • All inputs are sampled at the positive going edge of the system clock
  • Burst read single-bit write operation
  • DQM for masking
  • Auto & self refresh
  • 64ms refresh period (4K cycle)

KM48S16030B Description

The KM48S16030B is 134,217,728 bits synchronous high data rate Dynamic RAM organized as 4 x 4,194,304 words by 8 bits, fabricated with SAMSUNG′s high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to...