Datasheet4U Logo Datasheet4U.com
Samsung Semiconductor logo

S3P72P9

S3P72P9 is SINGLE-CHIP MICROCONTROLLER HAS BEEN DESIGNED FOR HIGH PERFORMANCE USING manufactured by Samsung Semiconductor.
S3P72P9 datasheet preview

S3P72P9 Datasheet

Part number S3P72P9
Download S3P72P9 Datasheet (PDF)
File Size 1.27 MB
Manufacturer Samsung Semiconductor
Description SINGLE-CHIP MICROCONTROLLER HAS BEEN DESIGNED FOR HIGH PERFORMANCE USING
S3P72P9 page 2 S3P72P9 page 3

Related Samsung Semiconductor Datasheets

Part Number Description
S3P7235 The S3C7238/C7235 single-chip CMOS microcontroller has been designed for high performance using Samsungs newest 4-bit CPU core/ SAM47 (Samsung Arrange
S3P7238 The S3C7238/C7235 single-chip CMOS microcontroller has been designed for high performance using Samsungs newest 4-bit CPU core/ SAM47 (Samsung Arrange
S3P7295 The S3C7295 single-chip CMOS microcontroller has been designed for high performance using Samsungs newest 4-bit CPU core/ SAM47 (Samsung Arrangeable M
S3P72B9 The S3C72B5/C72B7/C72B9 single-chip CMOS microcontroller has been designed for high performance using Samsungs newest 4-bit CPU core/ SAM47 (Samsung A
S3P72C8 The S3C72C8 single-chip CMOS microcontroller has been designed for high performance using Samsungs newest 4-bit CPU core/ SAM47 (Samsung Arrangeable M

S3P72P9 Distributor

S3P72P9 Description

With an up-to-896-dot LCD direct drive capability, flexible 8-bit and 16-bit timer/counters, and serial I/O interface, the S3C72P9 offers an excellent design solution for a wide variety of applications which require LCD functions. Up to 39 pins of the 100-pin QFP package can be dedicated to I/O. Eight vectored interrupts provide fast response to internal and external events.

S3P72P9 Key Features

  • 39 I/O Pins
  • I/O: 35 pins Input only: 4 pins Interrupts
  • LCD Controller/Driver
  • 56 segments and 16 mon terminals 8, 12 and 16 mon selectable Internal resistor circuit for LCD bias All dot can be switc
  • 4 interval timer functions Watch-dog timer
  • Idle mode (only CPU clock stops) Stop mode (main system oscillation stops) Subsystem clock stop mode Bit Sequential Carr
  • Supports 16-bit serial data transfer in arbitrary format
  • Four internal vectored interrupts Four external vectored interrupts Two quasi-interrupts
  • Watch Timer
  • Time interval generation: 0.5 s, 3.9 ms at 32768 Hz 4 frequency outputs to BUZ pin Clock source generation for LCD

More datasheets by Samsung Semiconductor

See all Samsung Semiconductor parts

Datasheet4U Logo
Since 2006. D4U Semicon. About Datasheet4U Contact Us Privacy Policy Purchase of parts