Datasheet4U Logo Datasheet4U.com

LH532100B - CMOS 2M (256K x 8) MROM

General Description

The LH532100B is a 2M-bit mask-programmable ROM organized as 262,144 × 8 bits.

It is fabricated using silicon-gate CMOS process technology.

Key Features

  • 262,144 words × 8 bit organization.
  • Access time: 150 ns (MAX. ).
  • Low-power consumption: Operating: 275 mW (MAX. ) Standby: 550 µW (MAX. ).
  • Static operation.
  • Mask-programmable OE/OE and OE1/OE1/DC.
  • TTL compatible I/O.
  • Three-state outputs.
  • Single +5 V power supply.
  • Packages: 32-pin, 600-mil DIP 32-pin, 525-mil SOP 32-pin, 450-mil QFJ (PLCC) 32-pin, 8 × 20 mm2 TSOP (Type I) 32-pin, 400-mil TSOP (Type II).
  • JEDEC.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
LH534700 CMOS 4M Mask-Programmable ROM Sharp
LH5047 (LH5047 / LH5048) CMOS 6-Bit D/A Converter Sharp
LH5048 (LH5047 / LH5048) CMOS 6-Bit D/A Converter Sharp
LH5070GCZ1.LW01 High Power Green LED Wellypower
LH5070LDZ1.LW01 High Power White LED Wellypower

Other Datasheets by Sharp Corporation

Part Number Description
LH532100B-1 CMOS 2M (256K x 8) MROM
LH532000B CMOS 2M (256K x 8/128K x 16) MROM
LH532000B-1 CMOS 2M (256K x 8/128K x 16) MROM
LH532048 CMOS 2M (128K x 16) MROM
LH5324000 CMOS 24M (3M x 8) MROM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
LH532100B FEATURES • 262,144 words × 8 bit organization • Access time: 150 ns (MAX.) • Low-power consumption: Operating: 275 mW (MAX.) Standby: 550 µW (MAX.) • Static operation • Mask-programmable OE/OE and OE1/OE1/DC • TTL compatible I/O • Three-state outputs • Single +5 V power supply • Packages: 32-pin, 600-mil DIP 32-pin, 525-mil SOP 32-pin, 450-mil QFJ (PLCC) 32-pin, 8 × 20 mm2 TSOP (Type I) 32-pin, 400-mil TSOP (Type II) • JEDEC standard EPROM pinout (DIP) CMOS 2M (256K × 8) MROM DESCRIPTION The LH532100B is a 2M-bit mask-programmable ROM organized as 262,144 × 8 bits. It is fabricated using silicon-gate CMOS process technology.