Datasheet4U Logo Datasheet4U.com

HYM322030S - 2M x 32-Bit Dynamic RAM Module

Description

DRAM Module (access time 60 ns) DRAM Module (access time 70 ns) DRAM Module (access time 60 ns) DRAM Module (access time 70 ns) Semiconductor Group 561 09.94 HYM 322030S/GS-60/-70 2M × 32-Bit The HYM 322030S/GS-60/-70 is a 8 M Byte DRAM module organized as 2 097 152 words by 32-bit in a 72-pin

📥 Download Datasheet

📁 Similar Datasheet

  • HYM-104XA - Open Frame Monitor (Hy-Line)
  • HYM1302 - High Performance Low Power RAM Real-Time Clock Chip (ETC)
  • HYM1302 - Serial Real Time Clock/Calendar (Haoyu)
  • HYM1380 - HYM1380 / HYM1381 (ETC)
  • HYM1381 - HYM1380 / HYM1381 (ETC)
  • HYM2576 - DC buck regulator (Haoyu)
  • HYM2596 - DC buck regulator (ETC)
  • HYM2596 - Simple Switcher Power Converter 150KHz 3A Step-Down Voltage Regulator (Haoyu)
  • HYM536100 - 1M x 36-Bit CMOS DRAM Module (Hyundai)
  • HYM536100A - 1M x 36-Bit CMOS DRAM Module (Hyundai)
Other Datasheets by Siemens

Full PDF Text Transcription

Click to expand full text
2M x 32-Bit Dynamic RAM Module HYM 322030S/GS-60/-70 Advanced Information • • 2 097 152 words by 32-bit organization Fast access and cycle time 60 ns access time 110 ns cycle time (-60 version) 70 ns access time 130 ns cycle time (-70 version) Fast page mode capability 40 ns cycle time (-60 version) 45 ns cycle time (-70 version) Single + 5 V (± 10 %) supply Low power dissipation max. 3300 mW active (-60 version) max. 3025 mW active (-70 version) CMOS – 22 mW standby TTL – 44 mW standby • CAS-before-RAS refresh RAS-only-refresh Hidden-refresh 4 decoupling capacitors mounted on substrate All inputs, outputs and clocks fully TTL compatible 72 pin Single in-Line Memory Module (L-SIM-72-9 ) with 20.
Published: |