Datasheet4U Logo Datasheet4U.com

SLA24C02 - Standard EEPROM

Download the SLA24C02 datasheet PDF. This datasheet also covers the SLA24C01 variant, as both devices belong to the same standard eeprom family and are provided as variant models within a single manufacturer datasheet.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (SLA24C01-Siemens.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
SLA24C04 4 Kbit 512 x 8 bit Serial CMOS EEPROMs/ I2C Synchronous 2-Wire Bus/ Page Protection Mode Siemens Semiconductor Group
SLA2402M High Voltage Full Bridge Drive IC ETC
SLA2403M High Voltage Full Bridge Driver Sanken
SLA2501M 3-circuit High-side Power Switch Array Sanken electric
SLA2502M 4-circuit High-side Power Switch Array Sanken electric

Other Datasheets by Siemens Semiconductor Group (now Infineon)

Part Number Description
SLA24C01 Standard EEPROM
SLA24C08 8/16 Kbit (1024/2048 x 8 bit) Serial CMOS-EEPROM
SLA24C16 8/16 Kbit (1024/2048 x 8 bit) Serial CMOS-EEPROM
SLA24C164 16 Kbit (2048 x 8 bit) Serial CMOS-EEPROM
SLA24C32 32 Kbit (4096 x 8 bit) Serial CMOS-EEPROM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Standard EEPROM ICs SLx 24C01/02 1/2 Kbit (128/256 × 8 bit) Serial CMOS-EEPROM with I2C Synchronous 2-Wire Bus Data Sheet 1998-07-27 SLx 24C01/02 Revision History: Current Version: 1998-07-27 Previous Version: 06.97 Page Page Subjects (major changes since last revision) (in previous (in current Version) Version) 3 3 Text was changed to “Typical programming time 5 ms for up to 8 bytes”. 5 5 WP = VCC protects the upper half entire memory. 15 15 Figure 11: second command byte is a CSR and not CSW. 4, 5 4, 5 CS0, CS1 and CS2 were replaced by n.c. 5 – The paragraph “Chip Select (CS0, CS1, CS2)” was removed completely. 11, 12 11, 12 The erase/write cycle is finished latest after 10 8 ms. 19 19 “Capacitive load …” were added. 20 20 Some timings were changed.