Datasheet4U Logo Datasheet4U.com

CXG1117K - Power Amplifier Module for JCDMA

General Description

The CXG1117K is the power amplifier module which operates at a single power supply.

This IC is designed using the Sony’s original p-Gate HFET process.

Key Features

  • Single power supply operation: VDD1 = VDD2 = 3.5V (High mode), 1.7V (Low mode), VGG = 2.95V.
  • Ultrasmall package: 0.065cc (6.2mm × 6.2mm × 1.7mm).
  • High efficiency: ηadd = 36.5% (@900MHz, POUT = 27.5dBm).
  • Output power (high/low mode switching supported): POUT ≤ 19dBm: Low mode (VDD1 = VDD2 = 1.7V) POUT = 19 to 27.5dBm: High mode (VDD1 = VDD2 = 3.5V).
  • Gain: Gp = 26dB (@900MHz).

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CXG1115ER Dual-band Low Noise Amplifier/Mixer Sony
CXG1100TN High Power DPDT Switch Sony
CXG1172UR JPHEMT High Power DPDT Switch Sony
CXG1173UR High Power SPDT Switch Sony
CXG1175UR High Power DPDT Switch SONY

Other Datasheets by Sony Semiconductor Solutions

Part Number Description
CXG1111EN 800MHz Band Receive Mixer
CXG1101TN SP3T Antenna Switch for TDMA800/1900/AMPS800 Triple Mode Application
CXG1108K Power Amplifier Module for JCDMA
CXG1121TN SP4T GSM/GPRS Dual-Band Antenna Switch + Logic
CXG1122EN SP5T GSM Triple-Band/GPRS Antenna Switch

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CXG1117K Power Amplifier Module for JCDMA Description The CXG1117K is the power amplifier module which operates at a single power supply. This IC is designed using the Sony’s original p-Gate HFET process. Features • Single power supply operation: VDD1 = VDD2 = 3.5V (High mode), 1.7V (Low mode), VGG = 2.95V • Ultrasmall package: 0.065cc (6.2mm × 6.2mm × 1.7mm) • High efficiency: ηadd = 36.5% (@900MHz, POUT = 27.5dBm) • Output power (high/low mode switching supported): POUT ≤ 19dBm: Low mode (VDD1 = VDD2 = 1.7V) POUT = 19 to 27.5dBm: High mode (VDD1 = VDD2 = 3.5V) • Gain: Gp = 26dB (@900MHz) Applications Power amplifier for JCDMA system cellular phones Structure p-Gate HFET module Recommended Operating Conditions VDD = 3.3 to 4.2V (High Mode) 1.7V (Low Mode) VGG = 2.