Datasheet4U Logo Datasheet4U.com

CXL5512M - CMOS-CCD 1H Delay Line for NTSC

Datasheet Summary

Description

The CXL5512M/P are CMOS-CCD delay line ICs designed for processing video signals.

This ICs provide a 1H delay time for NTSC signals including the external lowpass filter.

Features

  • Single 5 V power supply.
  • Low power consumption.
  • Built-in peripheral circuit.
  • Built-in tripling PLL circuit.
  • Sync tip clamp mode Absolute Maximum Ratings (Ta=25 °C).
  • Supply voltage VDD +6.
  • Operating temperature Topr.
  • 10 to +60.
  • Storage temperature Tstg.
  • 55 to +150.
  • Allowable power dissipation PD CXL5512M 350 CXL5512P 480 Recommended Operating Range (Ta=25 ˚C) VDD 5 V±5 % Recommended Clock Conditions.

📥 Download Datasheet

Datasheet preview – CXL5512M

Datasheet Details

Part number CXL5512M
Manufacturer Sony Corporation
File Size 158.00 KB
Description CMOS-CCD 1H Delay Line for NTSC
Datasheet download datasheet CXL5512M Datasheet
Additional preview pages of the CXL5512M datasheet.
Other Datasheets by Sony Corporation

Full PDF Text Transcription

Click to expand full text
CXL5512M/P CMOS-CCD 1H Delay Line for NTSC Description The CXL5512M/P are CMOS-CCD delay line ICs designed for processing video signals. This ICs provide a 1H delay time for NTSC signals including the external lowpass filter. Features • Single 5 V power supply • Low power consumption • Built-in peripheral circuit • Built-in tripling PLL circuit • Sync tip clamp mode Absolute Maximum Ratings (Ta=25 °C) • Supply voltage VDD +6 • Operating temperature Topr –10 to +60 • Storage temperature Tstg –55 to +150 • Allowable power dissipation PD CXL5512M 350 CXL5512P 480 Recommended Operating Range (Ta=25 ˚C) VDD 5 V±5 % Recommended Clock Conditions (Ta=25 ˚C) • Input clock amplitude VCLK 400mVp-p (Typ.) • Clock frequency fCLK 3.
Published: |