Datasheet4U Logo Datasheet4U.com

SEU02G64B4BF2SA-25R - SDRAM unbuffered DIMM

Download the SEU02G64B4BF2SA-25R datasheet PDF. This datasheet also covers the SEU02G64B4BF2SA-xxR variant, as both devices belong to the same sdram unbuffered dimm family and are provided as variant models within a single manufacturer datasheet.

Key Features

  • 240 Pin UDIMM SEU02G64B4BF2SA-xxR 2GByte in FBGA Technology RoHS compliant Options:.
  • Data Rate / Latency DDR2 800 MT/s CL6 DDR2 667 MT/s CL5 Module density 2048MB with 16 dies and 2 ranks Standard Grade (TA) (TC) 0°C to 70°C 0°C to 85°C Marking -25 -30.
  • 240-pin 64-bit Dual-In-Line Double Data Rate synchronous DRAM Module Module organization: dual rank 256M x 64.
  • VDD = 1.8V ±0.1V, VDDQ 1.8V ±0.1V 1.8V I/O ( SSTL_18 compati.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (SEU02G64B4BF2SA-xxR-Swissbit.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number SEU02G64B4BF2SA-25R
Manufacturer Swissbit
File Size 824.22 KB
Description SDRAM unbuffered DIMM
Datasheet download datasheet SEU02G64B4BF2SA-25R Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SEU60P76 P-Channel Enhancement Mode Power MOSFET WILLAS
SEUC236T5V4U SuperESD ElecSuper
SEULC0524P Ultra Low Capacitance TVS Diode Array SEMIWILL
SEULC0524PA Electrostatic Discharge Protection Device Semiware
SEULC3324P10 Electrostatic Discharge Protection Device Semiware

Other Datasheets by Swissbit

Part Number Description
SEU02G64B4BF2SA-30R SDRAM unbuffered DIMM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
preliminary Data Sheet Rev.0.9 17.12.2012 2GB DDR2 – SDRAM unbuffered DIMM Features: 240 Pin UDIMM SEU02G64B4BF2SA-xxR 2GByte in FBGA Technology RoHS compliant Options:  Data Rate / Latency DDR2 800 MT/s CL6 DDR2 667 MT/s CL5 Module density 2048MB with 16 dies and 2 ranks Standard Grade (TA) (TC) 0°C to 70°C 0°C to 85°C Marking -25 -30   240-pin 64-bit Dual-In-Line Double Data Rate synchronous DRAM Module Module organization: dual rank 256M x 64          VDD = 1.8V ±0.1V, VDDQ 1.8V ±0.1V 1.8V I/O ( SSTL_18 compatible) Auto Refresh (CBR) and Self Refresh 8k Refresh every 64ms Serial Presence Detect with EEPROM Gold-contact pads with 30µ” electrolytic gold This module is fully pin and functional compatible to the JEDEC PC2-6400 spec. and JEDEC- Standard MO-237. (see www.