Datasheet4U Logo Datasheet4U.com

TC74AC153FN - DUAL 4-CHANNEL MULTIPLEXER

Download the TC74AC153FN datasheet PDF. This datasheet also covers the TC74AC153F variant, as both devices belong to the same dual 4-channel multiplexer family and are provided as variant models within a single manufacturer datasheet.

Features

  • High speed: tpd = 3.9 ns (typ. ) at VCC = 5 V Low power dissipation: ICC = 8 µA (max) at Ta = 25°C High noise immunity: VNIH = VNIL = 28% VCC (min) Symmetrical output impedance: |IOH| = IOL = 24 mA (min) Capability of driving 50 Ω tansmission lines. ∼ tpHL Balanced propagation delays: tpLH.
  • Wide operating voltage range: VCC (opr) = 2 to 5.5 V Pin and function compatible with 74F153 TC74AC153FN.
  • Pin Assignment Weight.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (TC74AC153F_ToshibaSemiconductor.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number TC74AC153FN
Manufacturer Toshiba
File Size 287.98 KB
Description DUAL 4-CHANNEL MULTIPLEXER
Datasheet download datasheet TC74AC153FN Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
TC74AC109F Dual J-K Flip-Flop Toshiba
TC74AC109P Dual J-K Flip-Flop Toshiba
TC74AC125FN Quad Bus Buffer Toshiba
TC74AC125FT Quad Bus Buffer Toshiba
TC74AC126FN Quad Bus Buffer Toshiba

Other Datasheets by Toshiba

Part Number Description
TC74AC153F Dual 4-Channel Multiplexer
TC74AC153P Dual 4-Channel Multiplexer
TC74AC151F 8-Channel Multiplexer
TC74AC151FN 8-CHANNEL MULTIPLEXER
TC74AC151P 8-Channel Multiplexer

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com TC74AC153P/F/FN TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74AC153P,TC74AC153F,TC74AC153FN Dual 4-Channel Multiplexer Note: The TC74AC153 is an advanced high speed CMOS DUAL 4-CHANNEL MULTIPLEXER fabricated with silicon gate and double-layer metal wiring C2MOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. Each of these data (1C0-1C3, 2C0-2C3) is selected by the two address inputs A and B. Separate strobe inputs ( 1G , 2G ) are provided for each of the two four-line sections. The strobe input can be used to inhibit the data output; the output is fixed in low level unconditionally.
Published: |