Datasheet4U Logo Datasheet4U.com

TC7MP245FK - Low-Voltage/Low-Power Octal Bus Transceiver

Key Features

  • Weight: VSSOP20-P-0030-0.50 : 0.03 g (typ. ) VQON20-P-0404-0.50 : 0.0145 g (typ. ).
  • Low-voltage operation : VCC = 1.65 to 3.6 V.
  • Low power current consumption : By a new input circuit, power consumption in OE=H is reduced largely. It is most suitable for battery drive products such as personal digital assistant or a cellular phone.
  • Quiescent supply current.
  • High-speed operation.
  • Output current : ICC = 5 μA (max) (VCC=3.6V) : tpd = 3.0 ns( max).

📥 Download Datasheet

Datasheet Details

Part number TC7MP245FK
Manufacturer Toshiba
File Size 303.58 KB
Description Low-Voltage/Low-Power Octal Bus Transceiver
Datasheet download datasheet TC7MP245FK Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
TC7MP3125FT 2-Bit x 2 Dual-Supply Bus Transceiver Toshiba
TC7MPB9307FT Low-Voltage Low-Power 8-Bit Dual-Supply Bus Switch Toshiba
TC7MPB9326FK Low Voltage / Low Power Dual SPDT Supply Bus Switch Toshiba
TC7MPB9326FT Low Voltage / Low Power Dual SPDT Supply Bus Switch Toshiba
TC7MPB9327FK Low Voltage / Low Power Dual SPDT Supply Bus Switch Toshiba

Other Datasheets by Toshiba

Part Number Description
TC7MP245FTG Low-Voltage/Low-Power Octal Bus Transceiver
TC7MP01FK Low-Voltage Triple Gate
TC7MP3125FK Low Voltage/Low Power 2-Bit X 2 Dual Supply Bus Transceiver
TC7MP3245FTG Low Voltage/Low Power 4-Bit X 2 Dual Supply Bus Transceiver
TC7MP85400FT Octal Bus Buffer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
TC7MP245FK/FTG TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC7MP245FK, TC7MP245FTG Low-Voltage/Low-Power Octal Bus Transceiver with Bus-hold The TC7MP245 is a high-performance CMOS octal bus transceiver. By a low power consumption circuit, power consumption has been reduced when a bus terminal is disable state (OE=High). The direction of data transmission is determined by the level of the DIR input. The OE input can be used to disable the device so that the busses are effectively isolated. But, bus of a B bus side at floating state is maintained in an appropriate logic level due to a bus hold circuit to a B bus. Moreover, the bus-hold circuit which is added to a B bus is off when OE is low. All inputs are equipped with protection circuits against static discharge.