TMP91CY22IFG - Original CMOS 16-Bit Microcontroller

Toshiba

Key Features

TMP91CY22I is a high-speed 16-bit microcontroller designed for the control of various mid- to large-scale equipment. TMP91CY22I comes in a 100-pin flat package. Listed below are the features. (1) High-speed 16-bit CPU (900/L1 CPU).
Instruction mnemonics are upward-compatible with TLCS-90/900 16 Mbytes of linear address space General-purpose registers and register banks 16-bit multiplication and division instructions; bit transfer and arithmetic in.

TMP91CY22IFG original cmos 16-bit microcontroller by Toshiba - Datasheet Preview

Datasheet Details

Part number	TMP91CY22IFG
Manufacturer	Toshiba
File Size	389.25 KB
Description	Original CMOS 16-Bit Microcontroller
Datasheet	TMP91CY22IFG Datasheet

📁 Similar Datasheet

Part Number	Description	Manufacturer
TMP91CY28FG	CMOS 16-Bit Microcontroller	Toshiba
TMP91C016	CMOS 16-Bit Microcontroller	Toshiba
TMP91C016	CMOS 16-Bit Microcontroller	Toshiba
TMP91C016F	CMOS 16-Bit Microcontroller	Toshiba
TMP91C016FG	CMOS 16-Bit Microcontroller	Toshiba

Other Datasheets by Toshiba

Part Number	Description
TMP91CY28	CMOS 16-Bit Microcontroller
TMP91CP27	CMOS 16-Bit Microcontroller
TMP91CW28	CMOS 16-Bit Microcontroller
TMP91FU62DFG	16 Bit Microcontroller
TMP91FU62FG	16 Bit Microcontroller

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text

www.DataSheet4U.com TOSHIBA Original CMOS 16-Bit Microcontroller TLCS-900/L1 Series TMP91CY22IFG www.DataSheet4U.com Preface Thank you very much for making use of Toshiba microcomputer LSIs. Before use this LSI, refer the section, “Points of Note and Restrictions”. Especially, take care below cautions. **CAUTION** How to release the HALT mode Usually, interrupts can release all halts status. However, the interrupts = ( NMI , INT0 to 4, INTRTC) which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 5 clocks of fFPH) with IDLE1 or STOP mode (IDLE2 is not applicable to this case). (In this case, an interrupt request is kept on hold internally.