Datasheet4U Logo Datasheet4U.com

74HC373D - Octal D-Type Latch

General Description

2.

The 74HC373D is a high speed CMOS OCTAL LATCH with 3-STATE OUTPUT fabricated with silicon gate C2MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

Key Features

  • (1) High speed: tpd = 12 ns (typ. ) at VCC = 6.0 V (2) Low power dissipation: ICC = 4.0 µA (max) at Ta = 25  (3) Balanced propagation delays: tPLH ≈ tPHL (4) Wide operating voltage range: VCC(opr) = 2.0 V to 6.0 V 4. Packaging SOIC20 ©2016 Toshiba Corporation 1 Start of commercial production 2016-03 2016-08-04 Rev.4.0 5. Pin Assignment 6. Marking 7. IEC Logic Symbol 74HC373D ©2016 Toshiba Corporation 2 2016-08-04 Rev.4.0 8. Truth Table INPUT OE INPUT LE INPUT D OUTPUT Q H X X Z.

📥 Download Datasheet

Datasheet Details

Part number 74HC373D
Manufacturer Toshiba
File Size 197.22 KB
Description Octal D-Type Latch
Datasheet download datasheet 74HC373D Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74HC373D Octal D-type transparent latch nexperia
74HC373 Octal Transparent D-Type Latches Texas Instruments
74HC373 Octal D-type transparent latch nexperia
74HC373 Octal D-type transparent latch NXP
74HC373-Q100 Octal D-type transparent latch nexperia

Other Datasheets by Toshiba

Part Number Description
74HC374D Octal D-Type Flip-Flop
74HC32D Quad 2-Input OR Gate
74HC393D Dual Binary Counter
74HC00D Quad 2-Input NAND Gate
74HC02D Quad 2-Input NOR Gate

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CMOS Digital Integrated Circuits Silicon Monolithic 74HC373D 74HC373D 1. Functional Description • Octal D-Type Latch with 3-State Outputs 2. General The 74HC373D is a high speed CMOS OCTAL LATCH with 3-STATE OUTPUT fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. These 8-bit D-type latches are controlled by a latch enable input (LE) and an output enable input (OE). When the OE input is high, the eight outputs are in a high impedance state. All inputs are equipped with protection circuits against static discharge or transient excess voltage. 3. Features (1) High speed: tpd = 12 ns (typ.) at VCC = 6.0 V (2) Low power dissipation: ICC = 4.