Datasheet4U Logo Datasheet4U.com

TC5563APL-12L - CMOS Static RAM

This page provides the datasheet information for the TC5563APL-12L, a member of the TC5563APL-10L CMOS Static RAM family.

Datasheet Summary

Description

The TC5563APL is 65,536 bit static random access memory organized as 8,192 words by 8 bits using CMOS technology, and operates from a single 5V supply.

Features

  • with a maximum operating current of 5mA/MHz and maximum access time of 1OOns/120ns/150ns. When CE2 is a logical low or CE 1 is a logical high, the device is placed in low power standby mode in which standby current is O. 6J1.A typically. The TC5563APL has three control inputs. Two chip enables (CE1, CE2) allow for device selection and data retention control, and an output enable input (OE) provides fast memory.

📥 Download Datasheet

Datasheet preview – TC5563APL-12L

Datasheet Details

Part number TC5563APL-12L
Manufacturer Toshiba
File Size 273.84 KB
Description CMOS Static RAM
Datasheet download datasheet TC5563APL-12L Datasheet
Additional preview pages of the TC5563APL-12L datasheet.
Other Datasheets by Toshiba

Full PDF Text Transcription

Click to expand full text
TOSHIBA MOS MEMORY PRODUCT 8,192 WORD X 8 BIT CMOS STATIC RAM SILICON GATE CMOS TC5563APl-10l, TC5563APl-12l TC5563APl-15l DESCRIPTION The TC5563APL is 65,536 bit static random access memory organized as 8,192 words by 8 bits using CMOS technology, and operates from a single 5V supply. Advanced circuit techniques provide both high speed and low power features with a maximum operating current of 5mA/MHz and maximum access time of 1OOns/120ns/150ns. When CE2 is a logical low or CE 1 is a logical high, the device is placed in low power standby mode in which standby current is O. 6J1.A typically. The TC5563APL has three control inputs. Two chip enables (CE1, CE2) allow for device selection and data retention control, and an output enable input (OE) provides fast memory PRELIMINARY access.
Published: |