TC55BS4258J-12 Datasheet PDF (256K x 4-Bit Synchronous Static RAM)

TC55BS4258J-12 - 256K x 4-Bit Synchronous Static RAM

This page provides the datasheet information for the TC55BS4258J-12, a member of the TC55BS4258J 256K x 4-Bit Synchronous Static RAM family.

Description

The TC55BS4258J is a 1,048,576 bit synchronous static random access memory fabricated using BiCMOS technology and organized as 262,144 words by 4 bits.

The TC55BS4258J has separate data inputs and outputs and a write-cycle pass-through feature.

Datasheet Details

Part number	TC55BS4258J-12
Manufacturer	Toshiba
File Size	178.12 KB
Description	256K x 4-Bit Synchronous Static RAM
Datasheet	TC55BS4258J-12 Datasheet
Additional preview pages of the TC55BS4258J-12 datasheet.

📁 Similar Datasheet

TC55B8128J-15 - CMOS 1M-Bit Static RAM (ETC)

TC551001BFL-70L - SILICON GATE CMOS STATIC RAM (Toshiba Semiconductor)

TC551001BFL-85L - SILICON GATE CMOS STATIC RAM (Toshiba Semiconductor)

TC551001BFTL-70L - SILICON GATE CMOS STATIC RAM (Toshiba Semiconductor)

TC551001BFTL-85L - SILICON GATE CMOS STATIC RAM (Toshiba Semiconductor)

TC551001BPL-70L - SILICON GATE CMOS STATIC RAM (Toshiba Semiconductor)

TC551001BPL-85L - SILICON GATE CMOS STATIC RAM (Toshiba Semiconductor)

TC551001BTRL-70L - SILICON GATE CMOS STATIC RAM (Toshiba Semiconductor)

TC551001BTRL-85L - SILICON GATE CMOS STATIC RAM (Toshiba Semiconductor)

TC551402J-22 - (TC551402J-22/-25) CMOS STATIC RAM (Toshiba Semiconductor)

Full PDF Text Transcription

Click to expand full text

TOSHIBA 262,144 WORD x 4 BIT SYNCHRONOUS STATIC RAM with Input Registers, Output Registers and Pass-Through Feature 1l:55BS4258]-10/12 PRELIMINARY Description The TC55BS4258J is a 1,048,576 bit synchronous static random access memory fabricated using BiCMOS technology and organized as 262,144 words by 4 bits. The TC55BS4258J has separate data inputs and outputs and a write-cycle pass-through feature. Designed for pipelined architectures, this device has internal input and output registers which latch on the positive edge of an external clock (ClK). All address, data, and control signals are latched. The setup and hold times for the inputs are 2ns and 1ns respectively.

Published: Feb 17, 2017 |