Datasheet4U Logo Datasheet4U.com

TC74HC11AF - Triple 3-Input AND Gate

Download the TC74HC11AF datasheet PDF. This datasheet also covers the TC74HC11AP variant, as both devices belong to the same triple 3-input and gate family and are provided as variant models within a single manufacturer datasheet.

Key Features

  • High speed: tpd = 7 ns (typ. ) at VCC = 5 V.
  • Low power dissipation: ICC = 1 μA (max) at Ta = 25°C.
  • High noise immunity: VNIH = VNIL = 28% VCC (min).
  • Output drive capability: 10 LSTTL loads.
  • Symmetrical output impedance: |IOH| = IOL = 4 mA (min).
  • Balanced propagation delays: tpLH ∼.
  • tpHL.
  • Wide operating voltage range: VCC (opr) = 2 to 6 V.
  • Pin and function compatible with 74LS11 Pin Assignment TC74HC11AP TC74HC11AF.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (TC74HC11AP-Toshiba.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number TC74HC11AF
Manufacturer Toshiba
File Size 222.19 KB
Description Triple 3-Input AND Gate
Datasheet download datasheet TC74HC11AF Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
TC74HC112AF Dual J-K Flip Flop Toshiba Semiconductor
TC74HC112AFN Dual J-K Flip-Flop Toshiba Semiconductor
TC74HC112AP Dual J-K Flip-Flop Toshiba Semiconductor
TC74HC155P TTL DUAL 2-TO-4-LINE DECODER / 3-TO-8-LINE DECODER ETC
TC74HC00AF Quad 2-Input NAND Gate Toshiba Semiconductor

Other Datasheets by Toshiba

Part Number Description
TC74HC11AFN Triple 3-Input AND Gate
TC74HC11AP Triple 3-Input AND Gate
TC74HC107AF Dual J-K Flip-Flop
TC74HC107AFN DUAL J-K FLIP-FLOP
TC74HC107AP Dual J-K Flip-Flop

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
TC74HC11AP/AF TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74HC11AP, TC74HC11AF Triple 3-Input AND Gate The TC74HC11A is a high speed CMOS 3-INPUT AND GATE fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. The internal circuit is composed of 4 stages including a buffer output, which provide high noise immunity and stable output. All inputs are equipped with protection circuits against static discharge or transient excess voltage. Features • High speed: tpd = 7 ns (typ.