Datasheet4U Logo Datasheet4U.com

TC74HC173AP - Quad D-Type Register

Features

  • High speed: fmax = 47 MHz (typ. ) at VCC = 5 V.
  • Low power dissipation: ICC = 4 μA (max) at Ta = 25°C.
  • High noise immunity: VNIH = VNIL = 28% VCC (min).
  • Output drive capability: 15 LSTTL loads.
  • Symmetrical output impedance: |IOH| = IOL = 6 mA (min).
  • Balanced propagation delays: tpLH ∼.
  • tpHL.
  • Wide operating voltage range: VCC (opr) = 2 to 6 V.
  • Pin and function compatible with 74LS173 Pin Assignment TC74HC173AP TC74HC.

📥 Download Datasheet

Datasheet preview – TC74HC173AP

Datasheet Details

Part number TC74HC173AP
Manufacturer Toshiba
File Size 256.67 KB
Description Quad D-Type Register
Datasheet download datasheet TC74HC173AP Datasheet
Additional preview pages of the TC74HC173AP datasheet.
Other Datasheets by Toshiba

Full PDF Text Transcription

Click to expand full text
TC74HC173AP/AF TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74HC173AP, TC74HC173AF Quad D-Type Register (3-state) The TC74HC173A is a high speed CMOS D-TYPE REGISTER fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. It consists a 4-bit register consisting of D-type flip-flops and 3-state buffers. The four flip-flops are controlled by a common clock input (CK) and a common clear input (CLR). Signals applied to the data inputs (D1 to D4) are stored in the respective flip-flops on the positive going transition of CK when clock control inputs (G1, G2) are held low. The clear function is asynchronous to CK and active on a high level.
Published: |