Datasheet4U Logo Datasheet4U.com

TC74VCX16823FT - Low-Voltage 18-Bit D-Type Flip-Flop

Datasheet Summary

Features

  • Low-voltage operation: VCC = 1.8 to 3.6 V.
  • High-speed operation: tpd = 3.5 ns (max) (VCC = 3.0 to 3.6 V) : tpd = 4.4 ns (max) (VCC = 2.3 to 2.7 V) : tpd = 8.8 ns (max) (VCC = 1.8 V).
  • Output current: IOH/IOL = ±24 mA (min) (VCC = 3.0 V) : IOH/IOL = ±18 mA (min) (VCC = 2.3 V) : IOH/IOL = ±6 mA (min) (VCC = 1.8 V).
  • Latch-up performance:.
  • 300 mA.
  • ESD performance: Machine model ≥ ±200 V Human body model ≥ ±2000 V.
  • Package: TSSOP.

📥 Download Datasheet

Datasheet preview – TC74VCX16823FT

Datasheet Details

Part number TC74VCX16823FT
Manufacturer Toshiba
File Size 252.39 KB
Description Low-Voltage 18-Bit D-Type Flip-Flop
Datasheet download datasheet TC74VCX16823FT Datasheet
Additional preview pages of the TC74VCX16823FT datasheet.
Other Datasheets by Toshiba

Full PDF Text Transcription

Click to expand full text
TC74VCX16823FT TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74VCX16823FT Low-Voltage 18-Bit D-Type Flip-Flop with 3.6-V Tolerant Inputs and Outputs The TC74VCX16823FT is a high-performance CMOS 18-bit D-type flip-flop. Designed for use in 1.8-V, 2.5-V or 3.3-V systems, it achieves high-speed operation while maintaining the CMOS low power dissipation. It is also designed with overvoltage tolerant inputs and outputs up to 3.6 V. The TC74VCX16823FT can be used as two 9-bit flip-flops or one 18-bit flip-flop. With the clock-enable (CKEN) input low, the D-type flip-flops enter data on the low-to-high transitions of the clock. Taking CKEN high disables the clock buffer, thus latching the outputs. Taking the clear (CLR) input low causes the Q Weight: 0.25 g (typ.
Published: |