Datasheet4U Logo Datasheet4U.com

TC74VCX74FT - Low-Voltage Dual D-Type Flip-Flop

Features

  • Low-voltage operation: VCC = 1.2 to 3.6 V.
  • High-speed operation: tpd = 3.5 ns (max) (VCC = 3.0 to 3.6 V) : tpd = 4.6 ns (max) (VCC = 2.3 to 2.7 V) : tpd = 9.2 ns (max) (VCC = 1.65 to 1.95 V) : tpd = 18.4 ns (max) (VCC = 1.4 to 1.6 V) : tpd = 46.0ns (max) (VCC = 1.2 V).
  • Output current: IOH/IOL = ±24 mA (min) (VCC = 3.0 V) : IOH/IOL = ±18 mA (min) (VCC = 2.3 V) : IOH/IOL = ±6 mA (min) (VCC = 1.65 V) : IOH/IOL = ±2 mA (min) (VCC = 1.4 V).
  • Latch-up performance:.

📥 Download Datasheet

Datasheet preview – TC74VCX74FT

Datasheet Details

Part number TC74VCX74FT
Manufacturer Toshiba
File Size 264.91 KB
Description Low-Voltage Dual D-Type Flip-Flop
Datasheet download datasheet TC74VCX74FT Datasheet
Additional preview pages of the TC74VCX74FT datasheet.

📁 Similar Datasheet

  • TC74VCX2125FK - Low-Voltage Quad Bus Buffer (Toshiba Semiconductor)
  • TC74VCX2573FK - Low-Voltage Octal D-Type Latch (Toshiba Semiconductor)
  • TC74VCX2573FT - Low-Voltage Octal D-Type Latch (Toshiba Semiconductor)
  • TC74VHC03F - Quad 2-Input NAND Gate (Toshiba Semiconductor)
  • TC74VHC03FK - Quad 2-Input NAND Gate (Toshiba Semiconductor)
  • TC74VHC03FN - Quad 2-Input NAND Gate (Toshiba Semiconductor)
  • TC74VHC03FT - Quad 2-Input NAND Gate (Toshiba Semiconductor)
  • TC74VHC9273FK - Octal D-Type Flip-Flop (Toshiba Semiconductor)
  • TC74VHC9273FT - CMOS Digital Integrated Circuit Silicon Monolithic (Toshiba Semiconductor)
  • TC74VHC9273P - Octal D-Type Flip-Flop (Toshiba Semiconductor)
Other Datasheets by Toshiba

Full PDF Text Transcription

Click to expand full text
TC74VCX74FT/FK TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74VCX74FT, TC74VCX74FK Low-Voltage Dual D-Type Flip-Flop with 3.6-V Tolerant Inputs and Outputs The TC74VCX74FT/FK is a high-performance CMOS D-type flip-flop which is guaranteed to operate from 1.2-V to 3.6-V. Designed for use in 1.5V, 1.8V, 2.5V or 3.3V systems, it achieves high-speed operation while maintaining the CMOS low power dissipation. It is also designed with overvoltage tolerant inputs and outputs up to 3.6 V. The signal level applied to the D INPUT is transferred to Q OUTPUT during the positive going transition of the CK pulse. CLR and PR are independent of the CK and are accomplished by setting the appropriate input low. All inputs are equipped with protection circuits against static discharge.
Published: |