Datasheet4U Logo Datasheet4U.com

TC74VHCT573AFK - Octal D-Type Latch

Key Features

  • High speed: tpd  7.7 ns (typ. ) at VCC  5 V.
  • Low power dissipation: ICC  4 A (max) at Ta  25°C Weight SOP20-P-300-1.27A: VSSOP20-P-0030-0.50:.
  • Compatible with TTL inputs: VIL  0.8 V (max) VIH  2.0 V (min).
  • Power down protection is provided on all inputs and outputs.
  • Balanced propagation delays: tpLH  tpHL.
  • Low noise: VOLP  1.5 V (max).
  • Pin and function compatible with the 74 series (74AC/HC/F/ALS/LS etc. ) 573 type. 0.22 g (typ. ) 0.03 g (typ. ).

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
TC74VHCT573AF/AFK TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74VHCT573AF, TC74VHCT573AFK Octal D-Type Latch with 3-State Output The TC74VHCT573A is an advanced high speed CMOS OCTAL LATCH with 3-STATE OUTPUT fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. This 8-bit D-type latch is controlled by a latch enable input (LE) and an output enable input ( OE ). When the OE input is high, the eight outputs are in a high impedance state. The input voltage are compatible with TTL output voltage. This device may be used as a level converter for interfacing 3.3 V to 5 V system. Input protection and output circuit ensure that 0 to 5.