Datasheet4U Logo Datasheet4U.com

TC74VHCT574AFW - OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUT

Key Features

  • High speed: fmax = 140 MHz (typ. ) at VCC = 5 V.
  • Low power dissipation: ICC = 4 µA (max) at Ta = 25°C.
  • Compatible with TTL outputs: VIL = 0.8 V (max) VIH = 2.0 V (min).
  • Power down protection is provided on all inputs and outputs.
  • Balanced propagation delays: tpLH ∼.
  • tpHL.
  • Low noise: VOLP = 1.6 V (max).
  • Pin and function compatible with the 74 series (74AC/HC/F/ALS/LS etc. ) 574 type. Note: xxxFW (JEDEC SOP) is not available i.

📥 Download Datasheet

Datasheet Details

Part number TC74VHCT574AFW
Manufacturer Toshiba
File Size 293.26 KB
Description OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUT
Datasheet download datasheet TC74VHCT574AFW Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
TC74VHCT540AF Octal Bus Buffer Toshiba Semiconductor
TC74VHCT540AFT OCTAL BUS BUFFER Toshiba Semiconductor
TC74VHCT540AFW OCTAL BUS BUFFER Toshiba Semiconductor
TC74VHCT541AF Octal Bus Buffer Toshiba Semiconductor
TC74VHCT541AFT OCTAL BUS BUFFER Toshiba Semiconductor

Other Datasheets by Toshiba

Part Number Description
TC74VHCT574AF Octal D-Type Flip-Flop
TC74VHCT574AFK Octal D-Type Flip-Flop
TC74VHCT574AFT OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUT
TC74VHCT573AF Octal D-Type Latch
TC74VHCT573AFK Octal D-Type Latch

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
TC74VHCT574AF/AFW/AFT TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74VHCT574AF,TC74VHCT574AFW,TC74VHCT574AFT Octal D-Type Flip-Flop with 3-State Output The TC74VHCT574A is an advanced high speed CMOS OCTAL FLIP-FLOP with 3-STATE OUTPUT fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. This 8-bit D-type flip-flop is controlled by a clock input (CK) and a output enable input ( OE ). When the OE input is high, the eight outputs are in a high impedance state. The input voltage are compatible with TTL output voltage. This device may be used as a level converter for interfacing 3.3 V to 5 V system. Input protection and output circuit ensure that 0 to 5.