Datasheet4U Logo Datasheet4U.com

TXC04252 - QE1M Device Quad E1 Mapper

This page provides the datasheet information for the TXC04252, a member of the TXC-04252 QE1M Device Quad E1 Mapper family.

Datasheet Summary

Description

The Quad E1 Mapper device is designed for add/drop multiplexer, terminal multiplexer, and dual and single unidirectional ring applications.

Four E1 2.048 Mbit/s signals are mapped to and from asynchronous Tributary Unit-12 (TU-12) or Virtual Tributary 2 (VT2) formats.

Features

  • Add/drop four 2.048 Mbit/s signals from STM-1/VC-4, STS-3/AU-3 or STS-1 buses.
  • Independent add and drop bus timing modes.
  • Selectable HDB3 positive/negative rail or NRZ E1 interface. Performance counter provided for coding violations.
  • Digital desynchronizer.
  • Drop buses are monitored for parity, loss of clock, upstream AIS and H4 multiframe errors.
  • Performance counters are provided for TU/VT pointer movements, BIP-2 errors and Far End Block E.

📥 Download Datasheet

Datasheet preview – TXC04252

Datasheet Details

Part number TXC04252
Manufacturer Transwitch
File Size 1.14 MB
Description QE1M Device Quad E1 Mapper
Datasheet download datasheet TXC04252 Datasheet
Additional preview pages of the TXC04252 datasheet.

📁 Similar Datasheet

  • TXC100 - Single chip OOK/ASK/FSK Transmitter IC (RFM)
  • TXC101 - Multi-channel High data rate Programmable (RFM)
  • TXC102 - Multi-channel High tae rate Programmable (RFM)
Other Datasheets by Transwitch
  • TXC04251 - QT1M Device Quad T1 Mapper
  • TXC04201B - DS1MX7 Device DS1 Mapper
  • TXC04212 - Ethemet Into STS-12/STM-4 SONET/SDH Mapper
  • TXC04216 - E1Mx16 Device E1 Mapper 16-Channel
  • TXC04218 - 8-Channel Dual Bus Mapper
  • TXC04222 - 28-Channel Dual Bus High Density Mapper
  • TXC04226 - Ethernet Into STS-3/STM-1 SONET/SDH Mapper
  • TXC04228 - E1Mx28 Device DS1 Mapper 28-Channel

Full PDF Text Transcription

Click to expand full text
QE1M Device Quad E1 Mapper TXC-04252 DATA SHEET FEATURES • Add/drop four 2.048 Mbit/s signals from STM-1/VC-4, STS-3/AU-3 or STS-1 buses • Independent add and drop bus timing modes • Selectable HDB3 positive/negative rail or NRZ E1 interface. Performance counter provided for coding violations.
Published: |