VCR2N Overview
The VCR2N/4N/7N JFET voltage controlled resistors have an ac drain-source resistance that is controlled by a dc bias voltage (VGS) applied to their high impedance gate terminal. Minimum rDS occurs when VGS = 0 V. As VGS approaches the pinch-off voltage, rDS rapidly increases.
