Datasheet4U Logo Datasheet4U.com

WCSS0418V1F - 256K x 18 Synchronous 3.3V Cache RAM

Datasheet Summary

Description

The WCSS0418V1F is a 3.3V, 256K by 18 synchronous cache RAM designed to interface with high-speed microprocessors with minimum glue logic.

Maximum access delay from clock rise is 7.5 ns (117-MHz version).

Features

  • Supports 117-MHz microprocessor cache systems with zero wait states.
  • 256K by 18 common I/O.
  • Fast clock-to-output times.
  • 7.5 ns (117-MHz version).
  • Two-bit wrap-around counter supporting either interleaved or linear burst sequence www. DataSheet4U. com.
  • Separate processor and controller address strobes provide direct interface with the processor and external cache controller.
  • Synchronous self-timed write.
  • Asynchronous output en.

📥 Download Datasheet

Datasheet preview – WCSS0418V1F

Datasheet Details

Part number WCSS0418V1F
Manufacturer Weida Semiconductor
File Size 690.69 KB
Description 256K x 18 Synchronous 3.3V Cache RAM
Datasheet download datasheet WCSS0418V1F Datasheet
Additional preview pages of the WCSS0418V1F datasheet.

📁 Similar Datasheet

  • WCS1500 - Hall Effect Base Linear Current Sensor (Winson)
  • WCS1600 - Hall Effect Base Linear Current Sensor (Winson)
  • WCS1700 - Hall Effect Base Linear Current Sensor (Winson)
  • WCS1702 - Hall Effect Base Linear Current Sensor (Winson)
  • WCS1720 - Hall Effect Base Linear Current Sensor (Winson)
  • WCS1750 - Hall Effect Base Linear Current Sensor (Winson)
  • WCS1800 - Hall Effect Base Linear Current Sensor (Winson)
  • WCS2200 - Linear Current Sensor (Winson)
  • WCS2201 - Linear Current Sensor (Winson)
  • WCS2202 - Linear Current Sensor (Winson)
Other Datasheets by Weida Semiconductor

Full PDF Text Transcription

Click to expand full text
Y7C1032 WCSS0418V1F 256K x 18 Synchronous 3.3V Cache RAM Features • Supports 117-MHz microprocessor cache systems with zero wait states • 256K by 18 common I/O • Fast clock-to-output times — 7.5 ns (117-MHz version) • Two-bit wrap-around counter supporting either interleaved or linear burst sequence www.DataSheet4U.com • Separate processor and controller address strobes provide direct interface with the processor and external cache controller • Synchronous self-timed write • Asynchronous output enable • I/Os capable of 2.5–3.3V operation • JEDEC-standard pinout • 100-pin TQFP packaging • ZZ “sleep” mode Functional Description The WCSS0418V1F is a 3.3V, 256K by 18 synchronous cache RAM designed to interface with high-speed microprocessors with minimum glue logic.
Published: |