Datasheet4U Logo Datasheet4U.com

W3EG72255S-D3 - 2GB - 2x128Mx72 DDR SDRAM REGISTERED ECC

Download the W3EG72255S-D3 datasheet PDF. This datasheet also covers the W3EG72255S-AJD3 variant, as both devices belong to the same 2gb - 2x128mx72 ddr sdram registered ecc family and are provided as variant models within a single manufacturer datasheet.

Description

The W3EG72255S is a 2x128Mx72 Double Data Rate SDRAM memory module based on 512Mb DDR SDRAM components.

The module consists of eighteen 256Mx4 stacks, in 66 pin TSOP packages mounted on a 184 pin FR4 substrate.

Synchronous design allows precise cycle control with the use of system clock.

Features

  • Double-data-rate architecture DDR200, DDR266 and DDR333:.
  • JEDEC design specifications Bi-directional data strobes (DQS) Differential clock inputs (CK & CK#) Programmable Read Latency 2,2.5 (clock) Programmable Burst Length (2,4,8) Programmable Burst type (sequential & interleave) Edge aligned data output, center aligned data input. Auto and self refresh Serial presence detect Dual Rank Power supply: VCC = 2.5V ± 0.2V www. DataSheet4U. com.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (W3EG72255S-AJD3_WhiteElectronic.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number W3EG72255S-D3
Manufacturer White Electronic
File Size 273.68 KB
Description 2GB - 2x128Mx72 DDR SDRAM REGISTERED ECC
Datasheet download datasheet W3EG72255S-D3 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer

Other Datasheets by White Electronic

Part Number Description
W3EG72255S-AJD3 2GB - 2x128Mx72 DDR SDRAM REGISTERED ECC
W3EG72255S-JD3 2GB - 2x128Mx72 DDR SDRAM REGISTERED ECC
W3EG72256S-AJD3 2GB-256Mx72 DDR SDRAM REGISTERED ECC
W3EG72256S-JD3 2GB-256Mx72 DDR SDRAM REGISTERED ECC
W3EG72125S-AJD3 1GB - 2x64Mx72 DDR SDRAM REGISTERED ECC

Full PDF Text Transcription

Click to expand full text
White Electronic Designs W3EG72255S-D3 -JD3 -AJD3 PRELIMINARY* 2GB – 2x128Mx72 DDR SDRAM REGISTERED ECC, w/PLL FEATURES Double-data-rate architecture DDR200, DDR266 and DDR333: • JEDEC design specifications Bi-directional data strobes (DQS) Differential clock inputs (CK & CK#) Programmable Read Latency 2,2.5 (clock) Programmable Burst Length (2,4,8) Programmable Burst type (sequential & interleave) Edge aligned data output, center aligned data input. Auto and self refresh Serial presence detect Dual Rank Power supply: VCC = 2.5V ± 0.2V www.DataSheet4U.com DESCRIPTION The W3EG72255S is a 2x128Mx72 Double Data Rate SDRAM memory module based on 512Mb DDR SDRAM components. The module consists of eighteen 256Mx4 stacks, in 66 pin TSOP packages mounted on a 184 pin FR4 substrate.
Published: |