Datasheet4U Logo Datasheet4U.com

X5083 - CPU Supervisor with 8Kbit SPI EEPROM

General Description

This device combines four popular functions, Power-on Reset Control, Watchdog Timer, Supply Voltage Supervision, and Block Lock Serial EEPROM Memory in one package.

This combination lowers system cost, reduces board space requirements, and increases reliability.

Key Features

  • Low VCC detection and reset assertion.
  • Four standard reset threshold voltages 4.63V, 4.38V, 2.93V, 2.63V.
  • Re-program low VCC reset threshold voltage using special programming sequence.
  • Reset signal valid to VCC = 1V.
  • Selectable time out watchdog timer.
  • Long battery life with low power consumption.

📥 Download Datasheet

Datasheet Details

Part number X5083
Manufacturer Xicor
File Size 115.60 KB
Description CPU Supervisor with 8Kbit SPI EEPROM
Datasheet download datasheet X5083 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
X5083 CPU Supervisor Intersil Corporation
X5001 CPU Supervisor Intersil Corporation
X5043 512 x 8 Bit CPU Supervisor Renesas
X5043 (X5043 / X5045) CPU Supervisor Intersil Corporation
X5045 512 x 8 Bit CPU Supervisor Renesas

Other Datasheets by Xicor

Part Number Description
X5001 CPU Supervisor
X5043 CPU Supervisor with 4K SPI EEPROM
X5045 CPU Supervisor with 4K SPI EEPROM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
X5083 CPU Supervisor with 8Kbit SPI EEPROM FEATURES • Low VCC detection and reset assertion —Four standard reset threshold voltages 4.63V, 4.38V, 2.93V, 2.63V —Re-program low VCC reset threshold voltage using special programming sequence. —Reset signal valid to VCC = 1V • Selectable time out watchdog timer • Long battery life with low power consumption —<50µA max standby current, watchdog on —<1µA max standby current, watchdog off —<400µA max active current during read • 8Kbits of EEPROM • Save critical data with Block Lock™ memory —Block lock first or last page, any 1/4 or lower 1/2 of EEPROM array • Built-in inadvertent write protection —Write enable latch —Write protect pin • SPI Interface - 3.