Datasheet4U Logo Datasheet4U.com

TMSS - XC1800 Series of In-System Programmable Configuration PROMs

Description

Xilinx introduces the XC1800 series of in-system programmable configuration PROMs.

Features

  • In-system programmable 3.3V PROMs for configuration of Xilinx FPGAs - Endurance of 10,000 program/erase cycles - Program/erase over full commercial voltage and temperature range IEEE Std 1149.1 boundary-scan (JTAG) support Simple interface to the FPGA; could be configured to use only one user I/O pin Cascadable for storing longer or multiple bitstreams Dual configuration modes - Serial Slow/Fast configuration (up to 15 mHz). - Parallel Low-power advanced CMOS FLASH process 5 V tolerant.

📥 Download Datasheet

Datasheet Details

Part number TMSS
Manufacturer Xilinx (now AMD)
File Size 117.39 KB
Description XC1800 Series of In-System Programmable Configuration PROMs
Datasheet download datasheet TMSS Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
TMS-108-xx Micro Strips Samtec
TMS06105 AC/DC Power Modules TRACO POWER
TMS06112 AC/DC Power Modules TRACO POWER
TMS06115 AC/DC Power Modules TRACO POWER
TMS06124 AC/DC Power Modules TRACO POWER

Other Datasheets by Xilinx (now AMD)

Part Number Description
TMSS XC1800 Series of In-System Programmable Configuration PROMs
TMSS XC1800 Series of In-System Programmable Configuration PROMs
TMSH XC1800 Series of In-System Programmable Configuration PROMs
TMSH XC1800 Series of In-System Programmable Configuration PROMs
TMSH XC1800 Series of In-System Programmable Configuration PROMs

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
d 0 ® XC1800 Series of In-System Programmable Configuration PROMs 0 6* September 17, 1999 (Version 1.3) Preliminary Product Specification Features • In-system programmable 3.3V PROMs for configuration of Xilinx FPGAs - Endurance of 10,000 program/erase cycles - Program/erase over full commercial voltage and temperature range IEEE Std 1149.1 boundary-scan (JTAG) support Simple interface to the FPGA; could be configured to use only one user I/O pin Cascadable for storing longer or multiple bitstreams Dual configuration modes - Serial Slow/Fast configuration (up to 15 mHz). - Parallel Low-power advanced CMOS FLASH process 5 V tolerant I/O pins accept 5 V, 3.3 V and 2.5 V signals. 3.3 V or 2.5 V output capability Available in PC20, SO20, PC44 and VQ44 packages.
Published: |