XCV600E - 1.8V Field Programmable Gate Arrays

This page provides the datasheet information for the XCV600E, a member of the XCV100E 1.8V Field Programmable Gate Arrays family.

Datasheet Summary

Features

Fast, High-Density 1.8 V FPGA Family - Densities from 58 k to 4 M system gates - 130 MHz internal performance (four LUT levels) - Designed for low-power operation - PCI compliant 3.3 V, 32/64-bit, 33/ 66-MHz.
Highly Flexible SelectI/O+™ Technology - Supports 20 high-performance interface standards - Up to 804 singled-ended I/Os or 344 differential I/O pairs for an aggregate bandwidth of > 100 Gb/s.
Differential Signalling Support - LVDS (622 Mb/s), BLVDS (Bus LVDS), L.

Xilinx

📥 Download Datasheet

Datasheet Details

Part number	XCV600E
Manufacturer	Xilinx
File Size	1.49 MB
Description	1.8V Field Programmable Gate Arrays
Datasheet	XCV600E Datasheet
Additional preview pages of the XCV600E datasheet.

📁 Similar Datasheet

Other Datasheets by Xilinx

XCV600 - Virtex Field Programmable Gate Array
XCV100 - Virtex Field Programmable Gate Array
XCV1000E - 1.8V Field Programmable Gate Arrays
XCV100E - 1.8V Field Programmable Gate Arrays
XCV150 - Virtex Field Programmable Gate Array
XCV1600E - 1.8V Field Programmable Gate Arrays
XCV200 - Virtex Field Programmable Gate Array
XCV2000E - 1.8V Field Programmable Gate Arrays

Full PDF Text Transcription

Click to expand full text

— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — 0 R Virtex™-E 1.8 V Field Programmable Gate Arrays DS022-1 (v3.0) March 21, 2014 00 Features • Fast, High-Density 1.8 V FPGA Family - Densities from 58 k to 4 M system gates - 130 MHz internal performance (four LUT levels) - Designed for low-power operation - PCI compliant 3.

Published: Sep 20, 2018 |