Datasheet4U Logo Datasheet4U.com

ZL50017 - 1 K Digital Switch

Datasheet Summary

Description

The ZL50017 is a maximum 1024 x 1024 channel non-blocking digital Time Division Multiplex (TDM) switch.

It has sixteen input streams (STi0 - 15) and sixteen output streams (STio0 - 15).

The device can switch 64 kbps and Nx64 kbps TDM channels from any input stream to any output stream.

Features

  • 1024 channel x 1024 channel non-blocking digital Time Division Multiplex (TDM) switch at 4.096, 8.192 or 16.384 Mbps 16 serial TDM input, 16 serial TDM output streams Output streams can be configured as bidirectional for connection to backplanes Exceptional input clock cycle to cycle variation tolerance (20 ns for all rates) Per-stream input bit delay with flexible sampling point selection Per-stream output bit and fractional bit advancement Per-channel constant or variable throughput.

📥 Download Datasheet

Datasheet preview – ZL50017

Datasheet Details

Part number ZL50017
Manufacturer Zarlink Semiconductor
File Size 525.38 KB
Description 1 K Digital Switch
Datasheet download datasheet ZL50017 Datasheet
Additional preview pages of the ZL50017 datasheet.

📁 Similar Datasheet

  • ZL50120 - 32 / 64 / 128 Channel CESoP Processors (Zarlink)
  • ZL50212 - 288 Channel Voice Echo Canceller (Zarlink Semiconductor Inc)
  • ZL50409 - Managed 9-Port 10/100M Ethernet Switch (Zarlink Semiconductor Inc)
Other Datasheets by Zarlink Semiconductor
  • ZL50010 - Flexible 512 Channel DX
  • ZL50011 - Flexible 512 Channel DX
  • ZL50012 - Flexible 512-ch Digital Switch
  • ZL50015 - Enhanced 1 K Digital Switch
  • ZL50016 - Enhanced 1 K Digital Switch
  • ZL50018 - 2 K Digital Switch
  • ZL50019 - Enhanced 2 K Digital Switch
  • ZL50020 - Enhanced 2 K Digital Switch

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com ZL50017 1 K Digital Switch Data Sheet Features • 1024 channel x 1024 channel non-blocking digital Time Division Multiplex (TDM) switch at 4.096, 8.192 or 16.384 Mbps 16 serial TDM input, 16 serial TDM output streams Output streams can be configured as bidirectional for connection to backplanes Exceptional input clock cycle to cycle variation tolerance (20 ns for all rates) Per-stream input bit delay with flexible sampling point selection Per-stream output bit and fractional bit advancement Per-channel constant or variable throughput delay for frame integrity and low latency applications Per-channel high impedance output control Per-channel message mode Input clock: 4.096 MHz, 8.192 MHz, 16.
Published: |