ZL50017 Datasheet | Zarlink Semiconductor

.. ZL50017 1 K Digital Switch Data Sheet Features - 1024 channel x 1024 channel non-blocking digital Time Division Multiplex (TDM) switch at 4.096, 8.192 or 16.384 Mbps 16 serial TDM input, 16 serial TDM output streams Output streams can be configured as bidirectional for connection to backplanes Exceptional input clock cycle to cycle variation tolerance (20 ns for all rates) Per-stream input bit delay with flexible sampling point selection Per-stream output bit and fractional bit advancement Per-channel constant or variable throughput delay for frame integrity and low latency applications Per-channel high impedance output control Per-channel message mode Input clock: 4.096 MHz, 8.192 MHz, 16.384 MHz Input frame pulses:61 ns, 122 ns, 244 ns Control interface patible with Intel and Motorola 16-bit non-multiplexed buses Ordering Information ZL50017GAC 256 Ball PBGA Trays ZL50017QCC 256 Lead LQFP Trays ZL50017GAG2 256 Ball PBGA- - Trays - - Pb Free Tin/Silver/Copper January 2006 - - - - - - -40° C to +85 ° C - - - - Connection memory block programming Supports ST-BUS and GCI-Bus standards for input and output timing IEEE-1149.1 (JTAG) test port 3.3 V I/O with 5 V tolerant inputs; 1.8 V core voltage Applications - - - - - - - PBX and IP-PBX Small and medium digital switching platforms Remote access servers and concentrators Wireless base stations and controllers Multi service access platforms Digital Loop Carriers puter Telephony Integration VSS RESET ODE - - - - - VDD_CORE VDD_IO VDD_COREA VDD_IOA STi[15:0] FPi CKi MODE_4M0 MODE_4M1 S/P Converter Data Memory P/S...