ZL50018 - 2 K Digital Switch

Datasheet Summary

Description

The ZL50018 is a maximum 2,048 x 2,048 channel non-blocking digital Time Division Multiplex (TDM) switch.

It has thirty-two input streams (STi0 - 31) and thirty-two output streams (STio0 - 31).

Features

2048 channel x 2048 channel non-blocking digital Time Division Multiplex (TDM) switch at 8.192 and 16.384 Mbps or using a combination of ports running at 2.048, 4.096, 8.192 and/or 16.384 Mbps 32 serial TDM input, 32 serial TDM output streams Integrated Digital Phase-Locked Loop (DPLL) exceeds Telcordia GR-1244-CORE Stratum 3 specifications Output clocks have less than 1 ns of jitter (except for the 1.544 MHz output) DPLL provides holdover, freerun and jitter attenuation features with.

Zarlink Semiconductor

📥 Download Datasheet

Datasheet Details

Part number	ZL50018
Manufacturer	Zarlink Semiconductor
File Size	1.39 MB
Description	2 K Digital Switch
Datasheet	ZL50018 Datasheet
Additional preview pages of the ZL50018 datasheet.

📁 Similar Datasheet

ZL50120 - 32 / 64 / 128 Channel CESoP Processors (Zarlink)
ZL50212 - 288 Channel Voice Echo Canceller (Zarlink Semiconductor Inc)
ZL50409 - Managed 9-Port 10/100M Ethernet Switch (Zarlink Semiconductor Inc)

Other Datasheets by Zarlink Semiconductor

ZL50010 - Flexible 512 Channel DX
ZL50011 - Flexible 512 Channel DX
ZL50012 - Flexible 512-ch Digital Switch
ZL50015 - Enhanced 1 K Digital Switch
ZL50016 - Enhanced 1 K Digital Switch
ZL50017 - 1 K Digital Switch
ZL50019 - Enhanced 2 K Digital Switch
ZL50020 - Enhanced 2 K Digital Switch

Full PDF Text Transcription

Click to expand full text

www.DataSheet4U.com ZL50018 2 K Digital Switch with Enhanced Stratum 3 DPLL Data Sheet Features • 2048 channel x 2048 channel non-blocking digital Time Division Multiplex (TDM) switch at 8.192 and 16.384 Mbps or using a combination of ports running at 2.048, 4.096, 8.192 and/or 16.384 Mbps 32 serial TDM input, 32 serial TDM output streams Integrated Digital Phase-Locked Loop (DPLL) exceeds Telcordia GR-1244-CORE Stratum 3 specifications Output clocks have less than 1 ns of jitter (except for the 1.

Published: Jan 10, 2007 |