Datasheet4U Logo Datasheet4U.com

ZL50114 - (ZL50110 / ZL50114) CESoP Processors

This page provides the datasheet information for the ZL50114, a member of the ZL50110 (ZL50110 / ZL50114) CESoP Processors family.

Datasheet Summary

Description

The ZL50110/11/14 family of CESoP processors are highly functional TDM to Packet bridging devices.

Features

  • General.
  • Circuit Emulation Services over Packet (CESoP) transport for MPLS, IP and Ethernet networks On chip timing & synchronization recovery across a packet network Grooming capability for Nx64 Kbps trunking.
  • ZL50110GAG ZL50111GAG ZL50114GAG October 2005 Ordering Information 552 PBGA 552 PBGA 552 PBGA Trays, Bake & Drypack Trays, Bake & Drypack Trays, Bake & Drypack -40°C to +85°C Direct connection to LIUs, framers, backplanes Dual reference St.

📥 Download Datasheet

Datasheet preview – ZL50114

Datasheet Details

Part number ZL50114
Manufacturer Zarlink Semiconductor
File Size 1.09 MB
Description (ZL50110 / ZL50114) CESoP Processors
Datasheet download datasheet ZL50114 Datasheet
Additional preview pages of the ZL50114 datasheet.

📁 Similar Datasheet

  • ZL50120 - 32 / 64 / 128 Channel CESoP Processors (Zarlink)
  • ZL50212 - 288 Channel Voice Echo Canceller (Zarlink Semiconductor Inc)
  • ZL50409 - Managed 9-Port 10/100M Ethernet Switch (Zarlink Semiconductor Inc)
Other Datasheets by Zarlink Semiconductor
  • ZL50110 - (ZL50110 / ZL50114) CESoP Processors
  • ZL50111 - (ZL50110 / ZL50114) CESoP Processors
  • ZL50115 - (ZL50115 - ZL50115) CESoP Processors
  • ZL50116 - (ZL50115 - ZL50115) CESoP Processors
  • ZL50117 - (ZL50115 - ZL50115) CESoP Processors
  • ZL50118 - (ZL50115 - ZL50115) CESoP Processors
  • ZL50119 - (ZL50115 - ZL50115) CESoP Processors
  • ZL50120 - (ZL50115 - ZL50115) CESoP Processors

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com ZL50110/11/14 128, 256 and 1024 Channel CESoP Processors Data Sheet Features General • • • Circuit Emulation Services over Packet (CESoP) transport for MPLS, IP and Ethernet networks On chip timing & synchronization recovery across a packet network Grooming capability for Nx64 Kbps trunking • • ZL50110GAG ZL50111GAG ZL50114GAG October 2005 Ordering Information 552 PBGA 552 PBGA 552 PBGA Trays, Bake & Drypack Trays, Bake & Drypack Trays, Bake & Drypack -40°C to +85°C Direct connection to LIUs, framers, backplanes Dual reference Stratum 3, 4 and 4E DPLL for synchronous operation Circuit Emulation Services • • • • • Complies with ITU-T recommendation Y.
Published: |