Datasheet4U Logo Datasheet4U.com

A3V28S40FTP - 128M Single Data Rate Synchronous DRAM

This page provides the datasheet information for the A3V28S40FTP, a member of the A3V28S30FTP 128M Single Data Rate Synchronous DRAM family.

Datasheet Summary

Description

A3V28S30FTP is organized as 4-bank x 4,194,304-word x 8-bit Synchronous DRAM with LVTTL interface and A3V28S40FTP is organized as 4-bank x 2,097,152-word x 16-bit.

All inputs and outputs are referenced to the rising edge of CLK.

Features

  • - Single 3.3V ±0.3V power supply - Maximum clock frequency : - 6:166MHz/-7:143MHz/-75:133MHz - Fully synchronous operation referenced to clock rising edge - 4-bank operation controlled by BA0, BA1 (Bank Address) - /CAS latency- 2/3 (programmable) - Burst length- 1/2/4/8/FP (programmable) - Burst type- Sequential and interleave burst (programmable) - Byte Control- DQM (A3V28S30FTP), DQML and DQMU (A3V28S40FTP) - Random column access - Auto precharge / All bank precharge contr.

📥 Download Datasheet

Datasheet preview – A3V28S40FTP

Datasheet Details

Part number A3V28S40FTP
Manufacturer Zentel
File Size 671.38 KB
Description 128M Single Data Rate Synchronous DRAM
Datasheet download datasheet A3V28S40FTP Datasheet
Additional preview pages of the A3V28S40FTP datasheet.

📁 Similar Datasheet

Other Datasheets by Zentel

Full PDF Text Transcription

Click to expand full text
A3V28S30FTP A3V28S40FTP 128M Single Data Rate Synchronous DRAM 128Mb Synchronous DRAM Specification A3V28S30FTP A3V28S40FTP Zentel Electronics Corp. Revision 1.0 Apr., 2010 A3V28S30FTP A3V28S40FTP 128M Single Data Rate Synchronous DRAM General Description A3V28S30FTP is organized as 4-bank x 4,194,304-word x 8-bit Synchronous DRAM with LVTTL interface and A3V28S40FTP is organized as 4-bank x 2,097,152-word x 16-bit. All inputs and outputs are referenced to the rising edge of CLK. A3V28S30FTP and A3V28S40FTP achieve very high speed data rates up to 166MHz, and are suitable for main memories or graphic memories in computer systems. Features - Single 3.3V ±0.
Published: |