A3V28S30FTP is organized as 4-bank x 4,194,304-word x 8-bit Synchronous DRAM with LVTTL interface and A3V28S40FTP is organized as 4-bank x 2,097,152-word x 16-bit. All inputs and outputs are referenced to the rising edge of CLK.