Datasheet4U Logo Datasheet4U.com

EM48AM3284LBA - 512Mb (4M X 4Bank X 32) Synchronous DRAM

Description

The EM48AM3284LBA is Synchronous Dynamic Random Access Memory (SDRAM) organized as 4Meg words x 4 banks by 32 bits.

All inputs and outputs are synchronized with the positive edge of the clock.

Features

  • Fully Synchronous to Positive Clock Edge.
  • Single 1.8V +/- 0.1V Power Supply.
  • LVCMOS Compatible with Multiplexed Address.
  • Programmable Burst Length (B/L) - 1, 2, 4, 8 or Full Page.
  • Programmable CAS Latency (C/L) - 2 or 3.
  • Data Mask (DQM) for Read / Write Masking.
  • Programmable Wrap Sequence.
  • Sequential (B/L = 1/2/4/8/full Page).
  • Interleave (B/L = 1/2/4/8).
  • Burst Read with Single-bit Write Operation.

📥 Download Datasheet

Datasheet Details

Part number EM48AM3284LBA
Manufacturer eorex
File Size 246.49 KB
Description 512Mb (4M X 4Bank X 32) Synchronous DRAM
Datasheet download datasheet EM48AM3284LBA Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
EM4 Electronic Indicator ETC
EM4 Tube ETC
EM4 Tuning Indicator Philips
EM4022 Multi Frequency Contactless Identification Device Anti-Collision compatible EM Microelectronic - MARIN SA
EM4025 Read Only Contactless Identification Device with Anticollision EM Microelectronic - MARIN SA

Other Datasheets by eorex

Part Number Description
EM48AM3284LBB 512Mb (4M x 4Bank x 32) Mobile Synchronous DRAM
EM48AM3244VBA Synchronous DRAM
EM48AM1644LBB 256Mb Synchronous DRAM
EM48AM1684LBA 256Mb (4M x 4Bank x 16) Synchronous DRAM
EM48AM1684VBB 256Mb Synchronous DRAM

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com eorex Features • Fully Synchronous to Positive Clock Edge • Single 1.8V +/- 0.1V Power Supply • LVCMOS Compatible with Multiplexed Address • Programmable Burst Length (B/L) - 1, 2, 4, 8 or Full Page • Programmable CAS Latency (C/L) - 2 or 3 • Data Mask (DQM) for Read / Write Masking • Programmable Wrap Sequence – Sequential (B/L = 1/2/4/8/full Page) – Interleave (B/L = 1/2/4/8) • Burst Read with Single-bit Write Operation • All Inputs are Sampled at the Rising Edge of the System Clock • Auto Refresh and Self Refresh • 8,192 Refresh Cycles / 64ms (7.8us) EM48AM3284LBA 512Mb (4M×4Bank×32) Synchronous DRAM Description The EM48AM3284LBA is Synchronous Dynamic Random Access Memory (SDRAM) organized as 4Meg words x 4 banks by 32 bits.
Published: |