Datasheet4U Logo Datasheet4U.com

74ACT11543 - OCTAL REGISTERED TRANSCEIVER

Datasheet Summary

Description

This 8-bit registered transceiver contains two sets of D-type latches for temporary storage of data flowing in either direction.

Separate latch enable (LEAB or LEBA) and output enable (GAB or GBA) inputs are provided for each register to permit independent control in either direction of data flow.

📥 Download Datasheet

Datasheet preview – 74ACT11543

Datasheet Details

Part number 74ACT11543
Manufacturer Texas Instruments
File Size 364.72 KB
Description OCTAL REGISTERED TRANSCEIVER
Datasheet download datasheet 74ACT11543 Datasheet
Additional preview pages of the 74ACT11543 datasheet.

📁 Similar Datasheet

  • 74ACT11 - TRIPLE 3-INPUT AND GATE (STMicroelectronics)
  • 74ACT11132 - QUAD 2 INPUT NAND SCHMITT TRIGGER (Philips)
  • 74ACT11153 - DUAL 4 INPUT MULTIPLEXER (Philips)
  • 74ACT11157 - QUAD 2 INPUT MULTIPLEXER (Philips)
  • 74ACT11158 - QUAD 2 INPUT MULTIPLEXER (Philips)
  • 74ACT11160 - SYNCHRONOUS BCD DECADE COUNTER (Philips)
  • 74ACT11181 - 4-BIT ARITHMETIC LOGIC (Philips)
  • 74ACT11190 - ASYNCHRONOUS PRESETTABLE SYNCHRONOUS DECADE UP/DOWN COUNTER (Philips)
  • 74ACT11251 - 8-input multiplexer (Philips)
  • 74ACT11377 - OCTAL D-TYPE FLIP-FLOP (Philips)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
74ACT11543 OCTAL REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS SCAS136 – D3608, JULY 1990 – REVISED APRIL 1993 • Inputs Are TTL-Voltage Compatible • 3-State True Outputs • Back-to-Back Registers for Storage • Flow-Through Architecture Optimizes PCB Layout • Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise t• EPIC (Enhanced-Performance Implanted CMOS) 1-mm Process • 500-mA Typical Latch-Up Immunity at 125°C description This 8-bit registered transceiver contains two sets of D-type latches for temporary storage of data flowing in either direction. Separate latch enable (LEAB or LEBA) and output enable (GAB or GBA) inputs are provided for each register to permit independent control in either direction of data flow.
Published: |