Datasheet4U Logo Datasheet4U.com

74F260 - DUAL 5-INPUT POSITIVE-NOR GATE

Datasheet Summary

Description

The SN74F260 contains two independent 5-input positive-NOR gates.

It performs the Boolean functions Y = A + B + C + D + E in positive logic.

The SN74F260 is characterized for operation from 0°C to 70°C.

D3214, JANUARY 1989 REVISED OCTOBER 1993 D OR N PACKAGE (TOP VIEW)

📥 Download Datasheet

Datasheet preview – 74F260

Datasheet Details

Part number 74F260
Manufacturer Texas Instruments
File Size 793.62 KB
Description DUAL 5-INPUT POSITIVE-NOR GATE
Datasheet download datasheet 74F260 Datasheet
Additional preview pages of the 74F260 datasheet.

📁 Similar Datasheet

  • 74F260 - Dual 5-input NOR gate (Philips)
  • 74F2620 - Inverting Octal Bus Transceiver (National Semiconductor)
  • 74F2623 - Inverting Octal Bus Transceiver (National Semiconductor)
  • 74F2640 - Octal Bus Transceiver (National Semiconductor)
  • 74F2643 - Octal Bus Transceiver (National Semiconductor)
  • 74F2645 - Octal Bus Transceiver (National Semiconductor)
  • 74F2645 - Octal Bus Transceiver (Fairchild)
  • 74F269 - 8-bit bidirectional binary counter (Philips)
  • 74F269 - 8-Bit Bidirectional Binary Counter (Fairchild)
  • 74F20 - Dual 4-input NAND gate (Philips)
Other Datasheets by Texas Instruments
  • 74F20 - DUAL 4-INPUT POSITIVE-NAND GATES
  • 74F2244 - Octal Buffer/Driver
  • 74F241 - Octal Buffers/Line Drivers
  • 74F243 - QUADRUPLE BUS TRANSCEIVERS
  • 74F244 - Octal Buffers/Line Drivers
  • 74F245 - Octal Bidirectional Transceiver
  • 74F253 - Dual 1-of-4 Data Selector/Multiplexers
  • 74F257 - Quadruple 2-Line To 1-Line Data Selectors/Multiplexers

Full PDF Text Transcription

Click to expand full text
SN74F260 DUAL 5-INPUT POSITIVE-NOR GATE • Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs description The SN74F260 contains two independent 5-input positive-NOR gates. It performs the Boolean functions Y = A + B + C + D + E in positive logic. The SN74F260 is characterized for operation from 0°C to 70°C. SDFS012A – D3214, JANUARY 1989 – REVISED OCTOBER 1993 D OR N PACKAGE (TOP VIEW) 1A 1 1B 2 1C 3 2A 4 1Y 5 2Y 6 GND 7 14 VCC 13 1E 12 1D 11 2E 10 2D 9 2C 8 2B logic symbol† 1 1A ≥1 2 1B 3 1C 12 1D 13 1E 4 2A 8 2B 9 2C 10 2D 11 2E 5 1Y logic diagram, each gate (positive logic) A B C Y D E 6 2Y † This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Published: |