Datasheet4U Logo Datasheet4U.com

ADS62P19 - Analog-to-Digital Converters

General Description

The ADS62P19 is part of a family of dual-channel, 11-bit, analog-to-digital converters (ADCs) with sampling rates up to 250 MSPS.

The device combines high dynamic performance and low power consumption in a compact QFN-64 package.

Key Features

  • 1.
  • 2 Maximum Sample Rate: 250 MSPS.
  • 11-Bit Resolution.
  • Total Power: 1.25 W at 250 MSPS.
  • Output Options:.
  • DDR LVDS and Parallel CMOS.
  • Programmable Gain:.
  • Up to 6 dB for SNR and SFDR Trade-Off.
  • DC Offset Correction.
  • Crosstalk: 90 dB.
  • Supports Input Clock Amplitude Down to 400 mVPP, Differential.
  • Internal and External Reference Support.
  • Package: 9-mm × 9-mm QFN-64.

📥 Download Datasheet

Other Datasheets by Texas Instruments

Part Number Description
ADS62P15 Analog-to-Digital Converters
ADS62P22 Analog-to-Digital Converters
ADS62P23 Analog-to-Digital Converters
ADS62P24 Analog-to-Digital Converters
ADS62P25 Analog-to-Digital Converters
ADS62P28 Analog-to-Digital Converters
ADS62P29 Analog-to-Digital Converters
ADS62P42 Analog-to-Digital Converters
ADS62P43 Analog-to-Digital Converters
ADS62P44 Analog-to-Digital Converters

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
ADS62P19 www.ti.com SLAS937 – APRIL 2013 Dual-Channel, 11-Bit, 250-MSPS ADC With DDR LVDS and Parallel CMOS Outputs Check for Samples: ADS62P19 FEATURES 1 •2 Maximum Sample Rate: 250 MSPS • 11-Bit Resolution • Total Power: 1.25 W at 250 MSPS • Output Options: – DDR LVDS and Parallel CMOS • Programmable Gain: – Up to 6 dB for SNR and SFDR Trade-Off • DC Offset Correction • Crosstalk: 90 dB • Supports Input Clock Amplitude Down to 400 mVPP, Differential • Internal and External Reference Support • Package: 9-mm × 9-mm QFN-64 DESCRIPTION The ADS62P19 is part of a family of dual-channel, 11-bit, analog-to-digital converters (ADCs) with sampling rates up to 250 MSPS. The device combines high dynamic performance and low power consumption in a compact QFN-64 package.