Download AM2612 Datasheet PDF
AM2612 page 2
Page 2
AM2612 page 3
Page 3

AM2612 Description

AM2612, AM2611, AM2611-Q1, AM2612-Q1 SPRSPA7C SEPTEMBER 2024 REVISED JULY 2025 AM261x Sitara™ Microcontrollers.

AM2612 Key Features

  • Single and Dual Arm® Cortex® R5F CPU with each core running up to 500MHz
  • 16KB I-Cache with 64-bit ECC per CPU core
  • 16KB D-cache with 32-bit ECC per CPU core
  • 256KB Tightly Coupled Memory (TCM) with 32bit ECC per core
  • Lockstep or Dual-core operation supported
  • Trigonometric Math Unit (TMU) for accelerating trigonometric functions
  • Up to 2x, one per R5F MCU core
  • 1.5MB of On-Chip Shared RAM (OCSRAM)
  • 3 banks × 512KB
  • ECC error protection for full 1.5MB OCSRAM