Datasheet4U Logo Datasheet4U.com

CD74AC112 - DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS

General Description

The ’AC112 devices contain two independent J-K negative-edge-triggered flip-flops.

A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CD7401 Speaker Turbosonic
CD746A ZENER DIODE Compensated Deuices
CD746A ZENER DIODE CHIPS Deuices Incorporated
CD747A ZENER DIODE Compensated Deuices
CD747A ZENER DIODE CHIPS Deuices Incorporated

Other Datasheets by Texas Instruments

Part Number Description
CD74AC10 TRIPLE 3-INPUT POSITIVE-NAND GATES
CD74AC109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS
CD74AC138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS
CD74AC139 DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS
CD74AC14 Hex Schmitt-Trigger Inverter

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CD54AC112, CD74AC112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCHS325 – JANUARY 2003 D AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the Supply Voltage D Speed of Bipolar F, AS, and S, With Significantly Reduced Power Consumption D Balanced Propagation Delays D ±24-mA Output Drive Current – Fanout to 15 F Devices D SCR-Latchup-Resistant CMOS Process and Circuit Design D Exceeds 2-kV ESD Protection Per MIL-STD-883, Method 3015 CD54AC112 . . . F PACKAGE CD74AC112 . . . E OR M PACKAGE (TOP VIEW) 1CLK 1 1K 2 1J 3 1PRE 4 1Q 5 1Q 6 2Q 7 GND 8 16 VCC 15 1CLR 14 2CLR 13 2CLK 12 2K 11 2J 10 2PRE 9 2Q description/ordering information The ’AC112 devices contain two independent J-K negative-edge-triggered flip-flops.