Datasheet4U Logo Datasheet4U.com

CD74FCT653 - Octal Bus Transceivers/Registers

Datasheet Summary

Description

The CD74FCT653 and CD74FCT654 octal bus transceivers/registers use a small geometry BiCMOS technology.

The output stage is a combination of bipolar and CMOS transistors that limits the output HIGH level to two diode drops below VCC.

Features

  • Buffered Inputs.
  • Typical Propagation Delay: NOFOTUsRRe ECNCMEOOWSMDTMeEcEhSNnIoGDloNEgSDy 6.8ns at VCC = 5V, TA = 25oC, CL = 50pF.
  • CD74FCT653 - Inverting.
  • CD74FCT654 - Non-Inverting.

📥 Download Datasheet

Datasheet preview – CD74FCT653

Datasheet Details

Part number CD74FCT653
Manufacturer Texas Instruments
File Size 56.30 KB
Description Octal Bus Transceivers/Registers
Datasheet download datasheet CD74FCT653 Datasheet
Additional preview pages of the CD74FCT653 datasheet.

📁 Similar Datasheet

  • CD74FCT640T - Fast CMOS Octal Bidirectional Transceivers (Harris Semiconductor)
  • CD74FCT2245T - Fast CMOS Octal Bidirectional Transceivers (Harris Semiconductor)
  • CD74FCT245T - Fast CMOS Octal Bidirectional Transceivers (Harris Semiconductor)
  • CD7401 - Speaker (Turbosonic)
  • CD746A - ZENER DIODE (Compensated Deuices)
  • CD746A - ZENER DIODE CHIPS (Deuices Incorporated)
  • CD747A - ZENER DIODE (Compensated Deuices)
  • CD747A - ZENER DIODE CHIPS (Deuices Incorporated)
  • CD748A - ZENER DIODE (Compensated Deuices)
  • CD748A - ZENER DIODE CHIPS (Deuices Incorporated)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
CD74FCT653, Data sheet acquired from Harris Semiconductor SCHS263 CD74FCT654 FCT Interface Logic, Octal Bus Transceivers/ January 1997 Registers, Open Drain (A Side), Three-State (B Side) Features • Buffered Inputs • Typical Propagation Delay: NOFOTUsRRe ECNCMEOOWSMDTMeEcEhSNnIoGDloNEgSDy 6.8ns at VCC = 5V, TA = 25oC, CL = 50pF • CD74FCT653 - Inverting • CD74FCT654 - Non-Inverting Description The CD74FCT653 and CD74FCT654 octal bus transceivers/registers use a small geometry BiCMOS technology. The output stage is a combination of bipolar and CMOS transistors that limits the output HIGH level to two diode drops below VCC. This resultant lowering of output swing (0V to 3.
Published: |