Datasheet4U Logo Datasheet4U.com

CD74HC138-Q1 - 3- TO 8-LINE INVERTING DECODER/DEMULTIPLEXER

Datasheet Summary

Description

data routing applications.

Features

  • low power consumption usually associated with CMOS circuitry, yet has speeds comparable to low-power Schottky TTL logic. The circuit has three binary select inputs (A0, A1, and A2). If the device is enabled, these inputs determine which one of the eight normally high outputs of the HC138 will go low. Two active-low and one active-high enables (E1, E2, and E3) are provided to ease the cascading of decoders. The decoder’s eight outputs can drive ten low-power Schottky TTL equivalent loads. OR.

📥 Download Datasheet

Datasheet preview – CD74HC138-Q1

Datasheet Details

Part number CD74HC138-Q1
Manufacturer Texas Instruments
File Size 235.02 KB
Description 3- TO 8-LINE INVERTING DECODER/DEMULTIPLEXER
Datasheet download datasheet CD74HC138-Q1 Datasheet
Additional preview pages of the CD74HC138-Q1 datasheet.
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
CD74HC138-Q1 HIGH-SPEED CMOS LOGIC 3- TO 8-LINE INVERTING DECODER/DEMULTIPLEXER SCLS580A − APRIL 2004 − REVISED APRIL 2008 D Qualified for Automotive Applications D Significant Power Reduction Compared to D Select One of Eight Data Outputs Active Low D I/O Port or Memory Selector D Three Enable Inputs to Simplify Cascading LSTTL Logic ICs D 2-V to 6-V VCC Operation D High Noise Immunity; NIL or NIH = 30% of VCC, VCC = 5 V D Typical Propagation Delay of 13 ns at VCC = 5 V, CL = 15 pF, TA = 255C D Fanout (Over Temperature Range) M PACKAGE (TOP VIEW) − Standard Outputs . . . 10 LSTTL Loads − Bus Driver Outputs . . .
Published: |