Datasheet4U Logo Datasheet4U.com

CD74HC175 - Quad D-Type Flip-Flop

Datasheet Summary

Description

advantage of standard CMOS ICs and the ability to drive 10 LSTTL devices.

Information at the D input is transferred to the Q, Q outputs on the positive going edge of the clock pulse.

All four Flip-Flops are controlled by a common clock (CP) and a common reset (MR).

Features

  • Common Clock and Asynchronous Reset on Four D-Type Flip-Flops.
  • Positive Edge Pulse Triggering.
  • Complementary Outputs.
  • Buffered Inputs.
  • Fanout (Over Temperature Range) - Standard Outputs.
  • 10 LSTTL Loads - Bus Driver Outputs.
  • . . . 15 LSTTL Loads.
  • Wide Operating Temperature Range . . . -55oC to 125oC.
  • Balanced Propagation Delay and Transition Times.
  • Significant Power Reduction Compare.

📥 Download Datasheet

Datasheet preview – CD74HC175

Datasheet Details

Part number CD74HC175
Manufacturer Texas Instruments
File Size 487.60 KB
Description Quad D-Type Flip-Flop
Datasheet download datasheet CD74HC175 Datasheet
Additional preview pages of the CD74HC175 datasheet.

📁 Similar Datasheet

  • CD74HC22106 - QMOS 8 x 8 x 1 Crosspoint Switches with Memory Control (Intersil Corporation)
  • CD74HC373 - OCTAL TRANSPARENT D-TYPE LATCHES (NXP)
  • CD74HC373E - OCTAL TRANSPARENT D-TYPE LATCHES (NXP)
  • CD74HC373M - OCTAL TRANSPARENT D-TYPE LATCHES (NXP)
  • CD74HC373M96 - OCTAL TRANSPARENT D-TYPE LATCHES (NXP)
  • CD74HC393 - Dual 4-Stage Binary Counter (Harris)
  • CD74HC393E - High Speed CMOS Logic Dual 4 -Stage Binary Counter (Harris Corporation)
  • CD74HC393M - High Speed CMOS Logic Dual 4 -Stage Binary Counter (Harris Corporation)
  • CD74HCT393 - Dual 4-Stage Binary Counter (Harris)
  • CD74HCT393E - Dual 4-Stage Binary Counter (Harris Corporation)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
Data sheet acquired from Harris Semiconductor SCHS160C August 1997 - Revised October 2003 CD54HC175, CD74HC175, CD54HCT175, CD74HCT175 High-Speed CMOS Logic Quad D-Type Flip-Flop with Reset [ /Title (CD74 HC175 , CD74 HCT17 5) /Subject (High Speed CMOS Logic Quad DType Flip- Features • Common Clock and Asynchronous Reset on Four D-Type Flip-Flops • Positive Edge Pulse Triggering • Complementary Outputs • Buffered Inputs • Fanout (Over Temperature Range) - Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads - Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads • Wide Operating Temperature Range . . .
Published: |