Datasheet4U Logo Datasheet4U.com

CD74HCT10 - Triple 3-Input NAND Gates

Datasheet Summary

Description

This device contains three independent 3-input NAND gates.

B

C in positive logic.

Features

  • LSTTL input logic compatible.
  • VIL(max) = 0.8 V, VIH(min) = 2 V.
  • CMOS input logic compatible.
  • II ≤ 1 µA at VOL, VOH.
  • Buffered inputs.
  • 4.5 V to 5.5 V operation.
  • Wide operating temperature range: -55°C to +125°C.
  • Supports fanout up to 10 LSTTL loads.
  • Significant power reduction compared to LSTTL logic ICs 2.

📥 Download Datasheet

Datasheet preview – CD74HCT10

Datasheet Details

Part number CD74HCT10
Manufacturer Texas Instruments
File Size 1.04 MB
Description Triple 3-Input NAND Gates
Datasheet download datasheet CD74HCT10 Datasheet
Additional preview pages of the CD74HCT10 datasheet.

📁 Similar Datasheet

  • CD74HCT393 - Dual 4-Stage Binary Counter (Harris)
  • CD74HCT393E - Dual 4-Stage Binary Counter (Harris Corporation)
  • CD74HCT393M - High Speed CMOS Logic Dual 4 -Stage Binary Counter (Harris Corporation)
  • CD74HC22106 - QMOS 8 x 8 x 1 Crosspoint Switches with Memory Control (Intersil Corporation)
  • CD74HC373 - OCTAL TRANSPARENT D-TYPE LATCHES (NXP)
  • CD74HC373E - OCTAL TRANSPARENT D-TYPE LATCHES (NXP)
  • CD74HC373M - OCTAL TRANSPARENT D-TYPE LATCHES (NXP)
  • CD74HC373M96 - OCTAL TRANSPARENT D-TYPE LATCHES (NXP)
  • CD74HC393 - Dual 4-Stage Binary Counter (Harris)
  • CD74HC393E - High Speed CMOS Logic Dual 4 -Stage Binary Counter (Harris Corporation)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
CDx4HCT10 Triple 3-Input NAND Gates CD74HCT10, CD54HCT10 SCHS404 – JUNE 2020 1 Features • LSTTL input logic compatible – VIL(max) = 0.8 V, VIH(min) = 2 V • CMOS input logic compatible – II ≤ 1 µA at VOL, VOH • Buffered inputs • 4.5 V to 5.5 V operation • Wide operating temperature range: -55°C to +125°C • Supports fanout up to 10 LSTTL loads • Significant power reduction compared to LSTTL logic ICs 2 Applications • Alarm / tamper detect circuit • S-R latch 3 Description This device contains three independent 3-input NAND gates. Each gate performs the Boolean function Y = A ● B ● C in positive logic. Device Information(1) PART NUMBER PACKAGE BODY SIZE (NOM) CD74HCT10M SOIC (14) 8.70 mm × 3.90 mm CD74HCT10E PDIP (14) 19.30 mm × 6.40 mm CD54HCT10F CDIP (14) 21.30 mm × 7.
Published: |