DS90C241 Overview
The DS90C241 and DS90C124 chipset translates a 24-bit parallel bus into a fully transparent data and control LVDS serial stream with embedded clock information. This single serial stream simplifies transferring a 24-bit bus over PCB traces or over cable by eliminating the skew problems between parallel data and clock paths. It saves system cost by narrowing data paths, which in turn reduces PCB layers, cable width, and connector size and pins. The DS90C241 and DS90C124 incorporate LVDS signaling on the high-speed I/O. LVDS provides a low-power and low-noise environment for reliably transferring data over a serial transmission path. By optimizing the serializer output edge rate for the operating frequency range, EMI is further reduced. In addition, the device
DS90C241 Key Features
- User Defined Pre-Emphasis Driving Ability Through External Resistor on LVDS Outputs and Capable to Drive Up to 10-Meter
- User-Selectable Clock Edge for Parallel Data on Both Transmitter and Receiver
- Internal DC Balancing Encode and Decode (Supports AC-Coupling Interface With No External Coding Required)
- Individual Power-Down Controls for Both Transmitter and Receiver
- Embedded Clock CDR (Clock and Data Recovery) on Receiver and No External Source of Reference Clock Required
- All Codes RDL (Random Data Lock) to Support Live-Pluggable
DS90C241 Applications
- LOCK Output Flag to Ensure Data Integrity at Receiver Side
