Datasheet4U Logo Datasheet4U.com

DS90C365A - +3.3V Programmable LVDS Transmitter

General Description

The DS90C365A is a pin to pin compatible replacement for DS90C363, DS90C363A and DS90C365.

Key Features

  • 1.
  • 23 Pin-to-pin compatible to DS90C363, DS90C363A and DS90C365.
  • No special start-up sequence required between clock/data and /PD pins. Input signals (clock and data) can be applied either before or after the device is powered.
  • Support Spread Spectrum Clocking up to 100kHz frequency modulation & deviations of ±2.5% center spread or -5% down spread.
  • “Input Clock Detection” feature will pull all LVDS pairs to logic low when input clock is missing and when /PD p.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
DS90C365 +3.3V Programmable LVDS Transmitter National Semiconductor
DS90C363 +3.3V Programmable LVDS Transmitter National Semiconductor
DS90C363A +3.3V Programmable LVDS Transmitter National Semiconductor
DS90C383 +3.3V Programmable LVDS Transmitter National Semiconductor
DS90C383A +3.3V Programmable LVDS Transmitter National Semiconductor

Other Datasheets by Texas Instruments

Part Number Description
DS90C363 +3.3V Programmable LVDS Transmitter
DS90C363B +3.3V Programmable LVDS Transmitter
DS90C3201 3.3V 8 MHz to 135 MHz Dual FPD-Link Transmitter
DS90C3202 3.3V 8 MHz to 135 MHz Dual FPD-Link Receiver
DS90C383B Programmable LVDS Transmitter

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DS90C365A www.ti.com SNLS181I – APRIL 2004 – REVISED APRIL 2013 +3.3V Programmable LVDS Transmitter 18-Bit Flat Panel Display Link-87.5 MHz Check for Samples: DS90C365A FEATURES 1 •23 Pin-to-pin compatible to DS90C363, DS90C363A and DS90C365 • No special start-up sequence required between clock/data and /PD pins. Input signals (clock and data) can be applied either before or after the device is powered. • Support Spread Spectrum Clocking up to 100kHz frequency modulation & deviations of ±2.5% center spread or -5% down spread. • “Input Clock Detection” feature will pull all LVDS pairs to logic low when input clock is missing and when /PD pin is logic high. • 18 to 87.5 MHz shift clock support • Tx power consumption < 146 mW (typ) at 87.