Datasheet4U Logo Datasheet4U.com

DS90CF364A - +3.3V LVDS Receiver

Datasheet Summary

Description

The DS90CF384A receiver converts the four LVDS data streams (Up to 1.8 Gbps throughput or 227 Megabytes/sec bandwidth) back into parallel 28 bits of CMOS/TTL data (24 bits of RGB and 4 bits of Hsync, Vsync, DE and CNTL).

Features

  • 1.
  • 2 20 to 65 MHz Shift Clock Support.
  • 50% Duty Cycle on Receiver Output Clock.
  • Best-in-Class Set & Hold Times on RxOUTPUTs.
  • Rx Power Consumption 700V (EIAJ).
  • Supports VGA, SVGA, XGA and Dual Pixel SXGA.
  • PLL Requires no External Components.
  • Compatible with TIA/EIA-644 LVDS Standard.
  • Low Profile 56-lead or 48-lead Packa.

📥 Download Datasheet

Datasheet preview – DS90CF364A

Datasheet Details

Part number DS90CF364A
Manufacturer Texas Instruments
File Size 1.44 MB
Description +3.3V LVDS Receiver
Datasheet download datasheet DS90CF364A Datasheet
Additional preview pages of the DS90CF364A datasheet.

📁 Similar Datasheet

  • DS90CF364A - 3.3V LVDS Flat Panel Display Link (National Semiconductor)
  • DS90CF363 - +3.3V LVDS Transmitter (National Semiconductor)
  • DS90CF363A - +3.3V Programmable LVDS Transmitter (National Semiconductor)
  • DS90CF366 - +3.3V LVDS Receiver (National Semiconductor)
  • DS90CF383 - +3.3V LVDS Transmitter (National Semiconductor)
  • DS90CF384 - +3.3V Programmable LVDS Transmitter (National Semiconductor)
  • DS90CF384A - +3.3V LVDS Receiver (National Semiconductor)
  • DS90CF386 - +3.3V LVDS Receiver (National Semiconductor)
  • DS90CF388 - Dual Pixel LVDS Display Interface (National Semiconductor)
  • DS90CF388A - Dual Pixel LVDS Display Interface/FPD-Link (National Semiconductor)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
DS90CF364A, DS90CF384A www.ti.com SNLS040I – JUNE 2000 – REVISED APRIL 2013 DS90CF384A/DS90CF364A +3.3V LVDS Receiver 24-Bit Flat Panel Display (FPD) Link - 65 MHz, +3.3V LVDS Receiver 18-Bit Flat Panel Display (FPD) Link - 65 MHz Check for Samples: DS90CF364A, DS90CF384A FEATURES 1 •2 20 to 65 MHz Shift Clock Support • 50% Duty Cycle on Receiver Output Clock • Best-in-Class Set & Hold Times on RxOUTPUTs • Rx Power Consumption <142 mW (typ) @65MHz Grayscale • Rx Power-down Mode <200μW (max) • ESD Rating >7 kV (HBM), >700V (EIAJ) • Supports VGA, SVGA, XGA and Dual Pixel SXGA. • PLL Requires no External Components • Compatible with TIA/EIA-644 LVDS Standard • Low Profile 56-lead or 48-lead Packages DESCRIPTION The DS90CF384A receiver converts the four LVDS data streams (Up to 1.
Published: |