Datasheet4U Logo Datasheet4U.com

DS90CF383B - +3.3V Programmable LVDS Transmitter

Datasheet Summary

Description

The DS90CF383B transmitter converts 28 bits of CMOS/TTL data into four LVDS (Low Voltage Differential Signaling) data streams.

A phase-locked transmit clock is transmitted in parallel with the data streams over a fifth LVDS link.

Features

  • 1.
  • 23 No Special Start-up Sequence Required Between Clock/Data and /PD Pins. Input Signal (Clock and Data) Can be Applied Either Before or After the Device is Powered.
  • Support Spread Spectrum Clocking Up to 100KHz Frequency Modulation & Deviations of ±2.5% Center Spread or.
  • 5% Down Spread.
  • "Input Clock Detection" Feature Will Pull All LVDS Pairs to Logic Low when Input Clock is Missing and When /PD Pin is Logic High.
  • 18 to 68 MHz Shift Clock Support.

📥 Download Datasheet

Datasheet preview – DS90CF383B

Datasheet Details

Part number DS90CF383B
Manufacturer Texas Instruments
File Size 1.27 MB
Description +3.3V Programmable LVDS Transmitter
Datasheet download datasheet DS90CF383B Datasheet
Additional preview pages of the DS90CF383B datasheet.

📁 Similar Datasheet

  • DS90CF383 - +3.3V LVDS Transmitter (National Semiconductor)
  • DS90CF384 - +3.3V Programmable LVDS Transmitter (National Semiconductor)
  • DS90CF384A - +3.3V LVDS Receiver (National Semiconductor)
  • DS90CF386 - +3.3V LVDS Receiver (National Semiconductor)
  • DS90CF388 - Dual Pixel LVDS Display Interface (National Semiconductor)
  • DS90CF388A - Dual Pixel LVDS Display Interface/FPD-Link (National Semiconductor)
  • DS90CF363 - +3.3V LVDS Transmitter (National Semiconductor)
  • DS90CF363A - +3.3V Programmable LVDS Transmitter (National Semiconductor)
  • DS90CF364A - 3.3V LVDS Flat Panel Display Link (National Semiconductor)
  • DS90CF366 - +3.3V LVDS Receiver (National Semiconductor)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
DS90CF383B www.ti.com SNLS178E – JULY 2004 – REVISED APRIL 2013 +3.3V Programmable LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz Check for Samples: DS90CF383B FEATURES 1 •23 No Special Start-up Sequence Required Between Clock/Data and /PD Pins. Input Signal (Clock and Data) Can be Applied Either Before or After the Device is Powered. • Support Spread Spectrum Clocking Up to 100KHz Frequency Modulation & Deviations of ±2.5% Center Spread or −5% Down Spread. • "Input Clock Detection" Feature Will Pull All LVDS Pairs to Logic Low when Input Clock is Missing and When /PD Pin is Logic High.
Published: |