Datasheet4U Logo Datasheet4U.com

DS90CF563 - LVDS

Datasheet Summary

Description

The DS90CF563 transmitter converts 21 bits of CMOS/TTL data into three LVDS (Low Voltage Differential Signaling) data streams.

A phase-locked transmit clock is transmitted in parallel with the data streams over a fourth LVDS link.

Features

  • 1.
  • 2 20 to 65 MHz Shift Clk Support.
  • Up to 171 Mbytes/s Bandwidth.
  • Cable Size is Reduced to Save Cost.
  • 290 mV Swing LVDS Devices for Low EMI.
  • Low Power CMOS Design (< 550 mW typ).
  • Power-down Mode Saves Power (< 0.25 mW).
  • PLL Requires No External Components.
  • Low Profile 48-Lead TSSOP Package.
  • Falling Edge Data Strobe.
  • Compatible with TIA/EIA-644 LVDS Standard.
  • Single Pixel Per Clock XGA (1024 x 768).

📥 Download Datasheet

Datasheet preview – DS90CF563

📁 Similar Datasheet

  • DS90CF563 - LVDS 18-Bit Color Flat Panel Display Link (National Semiconductor)
  • DS90CF561 - LVDS 18-Bit Color Flat Panel Display Link (National Semiconductor)
  • DS90CF562 - LVDS 18-Bit Color Flat Panel Display Link (National Semiconductor)
  • DS90CF564 - LVDS 18-Bit Color Flat Panel Display Link (National Semiconductor)
  • DS90CF581 - LVDS Transmitter 24-Bit Color Flat Panel Display Link (National Semiconductor)
  • DS90CF583 - LVDS 24-Bit Color Flat Panel Display Link (National Semiconductor)
  • DS90CF584 - LVDS 24-Bit Color Flat Panel Display (FPD) Link 65 MHz (National Semiconductor)
  • DS90CF363 - +3.3V LVDS Transmitter (National Semiconductor)
  • DS90CF363A - +3.3V Programmable LVDS Transmitter (National Semiconductor)
  • DS90CF364A - 3.3V LVDS Flat Panel Display Link (National Semiconductor)
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
DS90CF563, DS90CF564 www.ti.com SNLS107E – JULY 1997 – REVISED APRIL 2013 DS90CF563/DS90CF564 LVDS 18-Bit Color Flat Panel Display (FPD) Link - 65 MHz Check for Samples: DS90CF563, DS90CF564 FEATURES 1 •2 20 to 65 MHz Shift Clk Support • Up to 171 Mbytes/s Bandwidth • Cable Size is Reduced to Save Cost • 290 mV Swing LVDS Devices for Low EMI • Low Power CMOS Design (< 550 mW typ) • Power-down Mode Saves Power (< 0.25 mW) • PLL Requires No External Components • Low Profile 48-Lead TSSOP Package • Falling Edge Data Strobe • Compatible with TIA/EIA-644 LVDS Standard • Single Pixel Per Clock XGA (1024 x 768) • Supports VGA, SVGA, XGA and Higher • 1.
Published: |