Datasheet4U Logo Datasheet4U.com

DS90CR218A - +3.3V Rising Edge Data Strobe LVDS

Description

The DS90CR218A receiver deserializes three input LVDS data streams into 21 bits of CMOS/TTL output data.

When operating at the maximum input clock rate of 85 Mhz, the LVDS data is received at 595 Mbps per data channel for a total data throughput of 1.785 Gbit/sec (233 Mbytes/sec).

Features

  • 1.
  • 12 to 85 MHz Shift Clock Support.
  • 50% Duty Cycle on Receiver Output Clock.
  • Low Power Consumption.
  • ±1V Common-mode Range (Around +1.2V).
  • Narrow Bus Reduces Cable Size and Cost.
  • Up to 1.785 Gbps Throughput.
  • Up to 223 Mbytes/sec Bandwidth.
  • 345 mV (typ) Swing LVDS Devices for Low EMI.
  • PLL Requires No External Components.
  • Rising Edge Data Strobe.
  • Compatible with TIA/EIA-644 LVDS Standard.
  • Lo.

📥 Download Datasheet

Datasheet preview – DS90CR218A

Datasheet Details

Part number DS90CR218A
Manufacturer Texas Instruments
File Size 933.33 KB
Description +3.3V Rising Edge Data Strobe LVDS
Datasheet download datasheet DS90CR218A Datasheet
Additional preview pages of the DS90CR218A datasheet.
Other Datasheets by Texas Instruments

Full PDF Text Transcription

Click to expand full text
DS90CR218A www.ti.com SNLS054D – NOVEMBER 1999 – REVISED APRIL 2013 DS90CR218A +3.3V Rising Edge Data Strobe LVDS 21-Bit Channel Link - 12 MHz to 85 MHz Check for Samples: DS90CR218A FEATURES 1 • 12 to 85 MHz Shift Clock Support • 50% Duty Cycle on Receiver Output Clock • Low Power Consumption • ±1V Common-mode Range (Around +1.2V) • Narrow Bus Reduces Cable Size and Cost • Up to 1.785 Gbps Throughput • Up to 223 Mbytes/sec Bandwidth • 345 mV (typ) Swing LVDS Devices for Low EMI • PLL Requires No External Components • Rising Edge Data Strobe • Compatible with TIA/EIA-644 LVDS Standard • Low Profile 48-Lead TSSOP Package DESCRIPTION The DS90CR218A receiver deserializes three input LVDS data streams into 21 bits of CMOS/TTL output data.
Published: |