Download DS92LV040A Datasheet PDF
DS92LV040A page 2
Page 2
DS92LV040A page 3
Page 3

DS92LV040A Description

The DS92LV040A is one in a series of Bus LVDS transceivers designed specifically for high speed, low power backplane or cable interfaces. The device operates from a single 3.3-V power supply and includes four differential line drivers and four receivers. To minimize bus loading, the driver outputs and receiver inputs are internally connected.

DS92LV040A Key Features

  • 1 Bus LVDS Signaling
  • Propagation Delay: Driver 2.3 ns Max, Receiver
  • Low power CMOS Design
  • 100% Transition Time 1 ns Driver Typical, 1.3 ns
  • High Signaling Rate Capability (above 155 Mbps)
  • 70 mV Receiver Sensitivity
  • Supports Open and Terminated Failsafe on Port
  • 3.3-V Operation
  • Glitch Free Power up/down (Driver & Receiver
  • Light Bus Loading (5 pF Typical) per Bus LVDS