DS92LV3241 Datasheet PDF (Link-II Serializer/Deserializer) | Download Texas Instruments DS92LV3241

DS92LV3241 - Link-II Serializer/Deserializer

Description

The DS92LV3241 (SER) serializes a 32-bit data bus into 2 or 4 (selectable) embedded clock LVDS serial channels for a data payload rate up to 2.72 Gbps over cables such as CATx, or backplanes FR-4 traces.

Features

1.
2 Wide Operating Range Embedded Clock SER/DES.
Up to 32-bit Parallel LVCMOS Data.
20 to 85 MHz Parallel Clock.
Up to 2.72 Gbps.

Datasheet Details

Part number	DS92LV3241
Manufacturer	Texas Instruments
File Size	1.89 MB
Description	Link-II Serializer/Deserializer
Datasheet	DS92LV3241 Datasheet
Additional preview pages of the DS92LV3241 datasheet.

📁 Similar Datasheet

DS92LV3241 - 20-85 MHz 32-Bit Channel Link II Serializer/Deserializer (National Semiconductor Corporation)

DS92LV3242 - 20-85 MHz 32-Bit Channel Link II Serializer/Deserializer (National Semiconductor Corporation)

DS92LV3221 - 20-50 MHz 32-Bit Channel Link II Serializer/Deserializer (National Semiconductor Corporation)

DS92LV3222 - 20-50 MHz 32-Bit Channel Link II Serializer/Deserializer (National Semiconductor Corporation)

DS92LV010A - Bus LVDS 3.3/5.0V Single Transceiver (National Semiconductor)

DS92LV010AEP - Bus LVDS 3.3/5.0V Single Transceiver (National Semiconductor)

DS92LV040A - 4 Channel Bus LVDS Transceiver (National Semiconductor)

DS92LV0411 - 5 - 50 MHz Channel Link II Serializer/Deserializer (National Semiconductor)

DS92LV0412 - 5 - 50 MHz Channel Link II Serializer/Deserializer (National Semiconductor)

DS92LV0421 - 10 - 75 MHz Channel Link II Serializer/Deserializer (National Semiconductor)

Full PDF Text Transcription

Click to expand full text

DS92LV3241, DS92LV3242 www.ti.com SNLS314D – SEPTEMBER 2009 – REVISED APRIL 2013 DS92LV3241/DS92LV3242 20-85 MHz 32-Bit Channel Link II Serializer / Deserializer Check for Samples: DS92LV3241, DS92LV3242 FEATURES 1 •2 Wide Operating Range Embedded Clock SER/DES – Up to 32-bit Parallel LVCMOS Data – 20 to 85 MHz Parallel Clock – Up to 2.72 Gbps Application Data Paylod • Selectable Serial LVDS Bus Width – Dual Lane Mode (20 to 50 MHz) – Quad Lane Mode (40 to 85 MHz) • Simplified Clocking Architecture – No Separate Serial Clock Line – No reference Clock Required – Receiver Locks to Random Data • On-Chip Signal Conditioning for Robust Serial Connectivity – Transmit Pre-Emphasis – Data Randomization – DC-Balance Encoding – Receive Channel Deskew – Supports up to 10m CAT-5 at 2.

Published: Dec 25, 2020 |